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Abstract
Synchronous serial interfaces provide economical on-board communication between the
processor, digital to analog and analog to digital converters, memory, and other build-
ing blocks on the chip. A number of Integrated Circuit (IC) manufacturers develop and
produce components that are compatible with serial interfaces. The common serial inter-
faces include Serial Peripheral Interface (SPI), Inter-Integrated Circuit (I2C), Universal
Asynchronous Receiver Transmitter (UART), and Universal Serial Bus (USB). SPI is
widely used and advantageous over other serial interfaces due to its features of simplicity,
low cost, clock synchronous, and non-interrupting high-speed data transfer rate. SPI is the
core controller of the design. An open source hardware computer bus Wishbone is selected
as the host controller enabling parallel data exchange for faster communication. Both
the hardware buses employ a master-slave configuration which makes the bus-interfacing
easier.
This research presents a verification environment using SystemVerilog for the SPI Mas-
ter device. An existing design from Open Cores is re-used, described as per latest speci-
fications in Verilog at the Register Transfer Level (RTL) and is in conformity with the
design-reuse methodology. This paper provides an understanding of the verification, lay-
ered test benches, Object-Oriented Technology (OOT), SystemVerilog, SPI features, SPI
advantages, disadvantages, and applications, SPI data transmission and transfer formats,
SPI registers, SPI sub-system and Wishbone-SPI architecture, and the test bench devel-
opment methodology. The focus is to understand how OOT and SystemVerilog improve
productivity and functional coverage in a verification environment by the use of different
constructs, constrained-random techniques, coverage, and assertions. A test bench was
developed to verify the SPI master core. Testbench components include a random trans-
action generator, a Wishbone driver, an SPI master as the design under test, a receiver
as the SPI slave, a monitor with tasks to monitor the host and the core, test cases, and a
scoreboard to record metrics, assertions and store expected and actual data.
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Chapter 1
Introduction
An Application Specific Integrated Circuit (ASIC) is is a special purpose device designed
for a specific application and perform a specific function. A modern ASIC may include
microprocessors or microcontrollers, memory and relevant building blocks on a single chip
called a System-on-Chip (SoC). The presence of a microprocessor or microcontroller dis-
tinguishes an ASIC as an SoC or a non-SoC. A mobile phone is a classic example of an
embedded system which embeds a SoC. The mobile phone SoC includes a Microcontroller,
aDigital Signal Processor (DSP), Memory, Peripherals,DirectMemoryAccess controller
(DMA controller), Liquid Crystal Display controller (LCD controller) and a battery. An
SoC is always developed to provide better reliability, lower cost, lower area, lower power,
better performance and to meet the technology advancements and product end-user re-
quirements. An Embedded System or a SoC uses a microcontroller or a microprocessor for
intelligent control mechanism, display drivers for displaying the content, memory for stor-
age, data converters, remote input and output ports, and integrated circuits for communica-
tion interfaces. The desired functionality is achieved when multiple components of the chip
operate, communicate and collaborate with each other. These components interact with
each other through communication controllers or interfaces. The interfaces may be serial
or parallel depending on the transmission of data and are selected based on the protocols
supported by the components. A few interfaces include Serial Peripheral Interface (SPI),
Inter-Integrated Circuit (I2C), Universal Asynchronous Receiver Transmitter (UART),
Universal Serial Bus (USB), Ethernet, Bluetooth, WiFi, Avionics Full DupleX Switched
Ethernet (AFDX), Controller Area Network (CAN), Aeronautical Radio INC 429
(ARINC 429), MILitary-STandarD-1553 (MIL-STD-1553). SPI, I2C, UART, and
USB are most common serial interfaces used.
2SPI is advantageous over I2C and UART as the data exchange is synchronous to a clock
signal and is configured as a master-slave device. SPI master device is the core controller.
An open source hardware computer bus Wishbone is the host controller to SPI and it
enables parallel exchange of data with the processor. It is configured as a master-slave like
the SPI, which makes the interfacing easier. As a result, the core controller is a slave of
the host controller. Motorola developed the SPI communication controller. It is a data-
link and a De facto standard. Parallel data from the microprocessor or microcontroller
is transmitted through Wishbone to the SPI Master device. This data is serialized in
bits with one bit being transmitted to the slave in a clock cycle. The slave acknowledges
the master in a similar way. The transmission and reception of data between the SPI
master device and the SPI slave device happen simultaneously and the communication is
full duplex. SPI is a 3+-wire (typically 4), synchronous serial controller. The interfaces
of SPI include Serial ClocK (SCK), Master In Slave Out (MISO), Master Out Slave
In (MOSI) and an optional Slave Select (SS). Unlike Wishbone, SPI supports only a
single master and a multiple slave configuration. At any given instance, only the master
device can initiate a data frame transfer with only one slave device by generating the clock
signal through SCK and selecting the slave device through SS. The SPI master operates
as an 8-bit shift register. The SPI slave operates as an 8-bit shift register. The SPI master
and slave devices are tied together through the interfaces of the SPI. Ideally, the Least
Significant Bit (LSB) of the master is transferred into the Most Significant Bit (MSB)
of the slave through MOSI data line and the Most Significant Bit (MSB) of the slave is
transferred into the Least Significant Bit (LSB) of the master through the MISO data
line. This two-way communication works similar to a 16-bit circular shift register. SCK
synchronizes the sampling and shifting of data on the MISO and MOSI by assigning the
clock phase, clock polarity, and clock frequency.
SPI is widely used in the industry for its swift data transfer rates with a bit rate of half
the clock rate and can operate at a speed of up to 1.1 Mbps. A flexible design methodology
that is used with semiconductor IP cores is the Wishbone Bus Interconnection. It enables
faster design re-usability in the integration of the chip due to its simple, compact, and
logical IP core hardware interfaces requiring less number of logic gates. It enables parallel
data communication on a chip and is selected as the host controller to the SPI.
The design implementation of these hardware platforms can be carried out using Ver-
ilog Hardware Description Language (Verilog HDL) or Very High-Speed Integrated
Circuit Hardware Description Language (VHDL). But Verilog or VHDL is not enough
3for a complete verification of these platforms. The traditional approach of verification
is to functionally simulate the hardware, develop and emulate the software by transact-
ing all the input combinations to the design under test and monitoring the expected
behavior. This approach is time-consuming and poses a major threat to design and
verification re-work. An automated system-level verification with re-usable and scal-
able components is required to verify complex designs. A majority of the Electronic
Design Automation (EDA) tool vendors use automated verification methodologies and
Object-Oriented Technology (OOT). The automated verification methodologies include
SystemVerilog, Universal Verification Methodology (UVM), Verification Methodology
Manual (VMM),AdvancedVerificationManual (AVM), andOpenVerificationManual
(OVM) [6]. SystemVerilog is extensively used in verifying complex SoC designs due to
higher level abstractions and use of OOT. It combines specifications, design, simulation,
verification and validation into a single language by improving the communication between
design and verification engineers aiding an efficient design and verification process. Three-
fourths of the time in the product development life cycle is spent on verification and testing.
Given adequate time and resources, direct testing is used to exploit features of verifica-
tion environment. The increasing levels of design complexity force the usage of random
tests by automation in addition to certain directed tests to cover all the input combina-
tions and achieve a 100% functional and code coverage metrics. Unlike traditional directed
testing, random tests start with the expected behavior and work backward to check the
outputs with automatically generated input stimulus through transaction generators. A
verification environment is developed through a layered approach. The layered approach
divides the tasks into Signal, Functional, Command, Scenario and Test layers developed
independently. This environment is built upon a verification plan which describes the as-
pects of the design to be verified, the techniques to be used and the creation of constrained
random tests. Code and Functional coverage metrics are captured to check all aspects of
the verification plan. Functional coverage measures the test success rate to evaluate the
performance. Code Coverage measures the coding standards metrics.
A configurable and reusable verification environment to validate theWishbone-compliant
SPI core controller is developed using SystemVerilog. The test scenarios include different
character lengths, reset condition, data transmission modes, interrupt checks and Auto
Slave Select function. The constrained-random stimulus generator generates the transac-
tions and the driver is in the form of Wishbone. The design under test is the SPI master.
The receiver is the SPI slave. Monitors are used on the host-side and core-side to check
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the actual data and the expected data. A scoreboard is used for temporary storage, and
to capture the coverage metrics and assertions.
1.1 Research Goals
The goal is to build a configurable and re-usable complex verification test bench that
validates the Wishbone-compliant SPI communication controller. A top-down design [7]
and a layered verification approach are followed to achieve this goal. The objectives include
understanding the system requirements and specifications, Wishbone-SPI architecture, SPI
registers, SPI data transmission modes, the creation of a testbench environment, and
analysis of the data transmission.
1.2 Contributions
The major contributions to the Wishbone-SPI Core communication controller include:
• Understanding the SPI sub-system architecture, Wishbone-SPI architecture, verifi-
cation, Object-oriented Technology and SystemVerilog.
• Modifying existing designs of the Wishbone-SPI communication controller as per the
latest specifications.
• Developing the testbench components of the verification environment using Sys-
temVerilog constructs, random stimulus, assertions, and coverage.
• Connecting the components of the verification environment to verify the transmission
of data for different character lengths and data transfer formats.
1.3 Organization
This paper has been organized in the following way:
• Chapter 2 focuses verification, strategies involved in creating a verification environ-
ment, and benefits of layered approach.
• Chapter 3 describes the benefits of using object-oriented technology and SystemVer-
ilog.
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• Chapter 4 describes in detail the Serial Peripheral Interface, its salient features,
advantages, disadvantages, applications, data transmission, registers, Wishbone, SPI
sub-system, and Wishbone-SPI architecture.
• Chapter 5 outlines the developed verification environment, the testbench components,
the testbench code methodology, and the testbench results.
• Chapter 6 concludes the paper by highlighting the possible scope of the possible
future work in this research.
Chapter 2
Verification
2.1 Overview
The complexity of ASIC and SoC designs increases exponentially [8]. Verification of these
hardware platforms is highly essential as a bug in silicon can lead to increased costs. En-
hanced verification strategies using directed and constrained random tests are required to
ensure successful design implementations. The process of demonstrating a design’s func-
tional correctness is verification. The ultimate goal of verification is to minimize the costs,
and achieve maximum code and functional coverage in a short span of time. Verification
determines incorrect specifications, misinterpretations, incorrect interactions between cores
and identifying unexpected system behavior through strategies like functional verification,
object-oriented analysis, assertions, and randomization. A verification environment can
be developed methodically by addressing concerns as to what aspects of the design has to
be verified and how should the design be verified. Fig. 2.1 shows the different strategies
involved in verification.
2.1 Overview 7
Figure 2.1: Verification Strategies
2.1.1 Aspects
A design has certain logic for a specific application. The logic must be designed as per
specifications which include design constraints, timing, performance issues, power and
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area constraints. The following verification strategies define the aspects of the design to
be verified and are divided into functional, timing and performance.
2.1.1.1 Functional
It is a process of verifying the logic of the design under test that conforms to the speci-
fications using a mathematical model. It is cumbersome due to the enormous test cases
present to verify the logic. It cannot be the only source of verification as it takes a lot of
time and effort. It is supported by logic simulation, formal verification, RTL verification,
Gate and Netlist level verification and emulation.
2.1.1.2 Timing
It validates the path delays from the primary input to the primary output to ensure that
these delays are neither too short nor too long. It validates the clock pulses to ensure that
they are neither too wide nor too narrow and the pulse width is retained as required. This
is a kind of an electrical rule check and uses static and dynamic timing analysis to verify
the timing constraints.
2.1.1.3 Performance
It determines whether a design meets the specified performance criteria. It may be per-
formed in a hierarchical manner. For example, individual cells of the integrated circuit
may be tested against desired performance goals during the initial pass. Testing may then
proceed at the block level and finally at the full chip level for subsequent passes to meet
performance criterion.
2.1.2 Methods
The logic, timing, performance, and power constraints can be verified using simulations,
emulations, formal methods, assertions, and co-verification of hardware and software. The
following verification strategies support the above verification strategies and are selected
based on the complexity of the design.
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2.1.2.1 Simulation-based
It is the traditional approach which is still used to verify any design and is one of the
major components of the verification space. It requires the generation of input sequences
or vectors and derives the reference outputs. The input sequences generated can be directed
inputs, random inputs and constrained random inputs. It is input-driven and requires the
generation each and every data-point input to capture the system’s behavior. As a result,
it generally requires a longer simulation time, especially for larger designs. This verification
has to be supported by other verification strategies to achieve maximum functional and
code coverage.
2.1.2.2 Emulation-based
This technique needs a certain emulation system like an FPGA-based board. It can provide
a shorter verification cycle of the design and cannot be the only source of verification.
The time and logic required to design a specific application must also include a board
development time.
2.1.2.3 Formal
Unlike the simulation-based technique, this verification starts by deciding the desired out-
put behavior of the design under test. A formal checker approves or disproves the obtained
results. It is output-driven and a collection of data points or properties generated by a
random stimulus generator are verified. As a result, missing an input space does not occur.
It is the most widely used strategy for modern day SoCs but the main drawback is the use
of extensive memory and a longer run-time. It consists of two approaches namely model
checking and formal equivalence checking [9].
2.1.2.4 Semi-Formal
A handful of tool vendors consider adopting this strategy in verifying a design as it com-
bines the simulation-based and formal verification. It achieves better results, and coverage
metrics with lesser verification time in the product development life cycle.
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2.1.2.5 Assertion-based
An assertion is the description of the property of a design as per the specifications. Asser-
tions help in validating the design’s intended behavior. The benefits of an assertion-based
verification technique include improving the error detection for spotting simulation errors,
improving the ability to debug effectively, improving the observability, usage in formal ver-
ification and dynamic simulation-based and providing a correct functional coverage. Two
types of assertions can be used and these include immediate and concurrent assertions
[10][11].
2.1.2.6 Co-verification of Hardware and Software
It provides the facility of verifying the hardware and the software functionality of an
application specific design simultaneously. It is required due to the complexity, and demand
for low cost and high volume consumer products. It requires a shorter time of verifying
the complete design. It verifies the execution of the embedded system software accurately
on the target embedded system hardware before the design is committed to fabrication.
The simulation of the hardware logic behaves as the real hardware but it is actually an
application software on a workstation. The benefits include an early access to the hardware
design for the software developers and presence of stimulus for hardware engineers [12, 13].
2.2 Verification Plan: A Layered Approach
The goal of verification is to ensure that the device functions accurately and effectively
as per the specifications and the expected behavior [14]. A verification plan is created to
explain different aspects of the design to be verified based on the specifications and the
techniques that are to be used to achieve the goal. The traditional approach is to generate
the stimulus, apply the stimulus to the design under test and capture the results, check
for the correctness against specifications, and measure the progress. A flat testbench is
developed based on the plan, which wraps around the design under test. Different scenarios
are created in the testbench which provide stimulus to the design to capture the results.
These results are checked with the expected results from the testbench. The testbench
environment has different levels of abstraction, creates transactions and sequences which
has to be later transformed to bit vectors [14]. As a result, modulating the flat testbench
programmed in Verilog into different layers and smaller chunks of logic makes it easier,
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efficient and maintainable. As a result, a layered testbench is developed and divided into
signal, command, functional and scenario layers [14].
The Signal Layer is the lowest level in the layered testbench. It holds the design and
the interface signals that connect it to the testbench.
The Command Layer is the next level which holds the driver to drive input trans-
actions to design, monitor the transactions through checkers and assertions. The driver
drives the input transactions to the design from the stimulus generator through single
commands. The design’s output drives the monitor to group them into commands by
considering signal transitions. Assertions validate the signals integrity by considering the
changes in the signals and the changes across an entire command. Fig. 2.2 showcases the
signal and command layers of the environment.
Figure 2.2: Signal and Command Layers
The Functional Layer forms the next layer and is one of the key layers of the layered
testbench. It consists of the agent or stimulus, scoreboard, and checkers. The agent
receives higher level transactions and splits them into individual transactions to be sent to
the driver and scoreboard. Scoreboard predicts the results of the occurred transactions.
Checker is used to comparing the commands received from the monitor with the predicted
results from the scoreboard [14]. Fig. 2.3 showcases the environment with the functional
layer included.
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Figure 2.3: Functional, Signal and Command Layers
The Scenario Layer is primarily responsible for generating the test scenarios or test
cases required to drive the Functional layer. Usually, constrained random values of different
parameters are generated by the scenario layer and is responsible for working of the other
layers or steps in this verification testbench [14].
The scenario, command and functional layers form the testbench environment which
are depicted in Fig. 2.4.
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Figure 2.4: Scenario, Functional, Signal and Command Layers
TheTest Layer and the Functional Coverage Layer form the top layers of a testbench
environment. The top-level test only guides the efforts of other components of the testbench
and it contains the constraints to create the stimulus. Functional Coverage Layer only
measures the progress of all tests to check if all the verification plan requirements are met.
Fig. 2.5 represents a complete Testbench Environment with all the layers included.
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Figure 2.5: Complete Layered Testbench
2.3 Benefits of a Layered Approach
Benefits always follow necessity. In order to fulfill the drawbacks of a flat or traditional
testbench, a layered testbench approach was formulated to achieve a 100% code and func-
tional coverage by using directed and constrained random stimulus. The benefits of a
layered testbench over a flat testbench in a verification environment are listed below:
• The focus has shifted from creating a stimulus to checking the expected system
behavior.
• Extended support for the generation of constrained random stimulus.
• Support towards re-usability of verification environments.
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• Improving the code and functional coverage through constrained random stimulus.
• Reducing the tool integration time.
• Allows creating a flexible, adaptable and a scalable testbench environment to increase
the robustness of functional verification.
Chapter 3
SystemVerilog
3.1 Object-Oriented Technology
3.1.1 Overview
Object-Oriented Technology (OOT) is not a panacea and has been the predominant soft-
ware paradigm for developing real-time embedded and application software. Its advantages
of real-world modeling, reduced maintenance, flexibility and high-code re-usability imple-
ments a systems design without modifying the already existing changes. It allows for a
consistency across different model views by providing a better reliability, better safety at-
tributes and a better abstraction of the problem domain. Real-world entities or objects
have four characteristics namely identity (instance), attributes (data), behavior (methods),
and state (operating environment).
Increased complexity, technology advancement, speed and performance in memory con-
cerns in a chip lead to an enormous amount of data transfer. A number of tasks are required
to control or handle the data flow. This leads to application maintenance and behavioral
problems, as behavior always follows the data. OOT eases in reducing the complexity by
abstractly packaging self-sufficient modular pieces of the code, enabling better interaction
or behavior between objects. It shifts the focus from objects to the behavior by modifying
existing solutions to solve new problems. OOT supports code re-usability by using its
features of Abstraction, Encapsulation, Inheritance, and Polymorphism[15].
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3.1.1.1 Abstraction
Abstraction is hiding all but the relevant data of objects, to reduce complexity. Abstraction
separates the interfaces from the design implementation. The data abstraction protects the
internals of a class from user-level errors resulting in lesser modifications to the user-level
code for changes in requirements specification over time [15].
3.1.1.2 Encapsulation
Encapsulation is combining and packaging all the related data, the related tasks, and
the related functions together. The manipulation of data over time poses a threat to the
misuse of data. Encapsulation ensures the safety of data and does not allow any outside
interference to misuse the data.
3.1.1.3 Inheritance
Inheritance defines the hierarchies of related classes. A class having the properties and
attributes of a parent-class can be defined as a derived class of the parent class. This ensures
maintainability of an application and a shorter code. It ensures a faster implementation
and execution of the application by promoting re-usability. It basically implements ’is a’
relationship between the different classes of an application.
3.1.1.4 Polymorphism
Objects or real-world entities which encapsulate our understanding of the problem space
[16]. The objects are created in a class and may have different forms or may be of different
types. This ability of objects is Polymorphism. It occurs only if there is a defined hierarchy
of classes. Two classes can have functions or tasks with the same name and the same
parameters but have different implementations.
3.1.2 Benefits
The properties of OOT offer support for re-usability across multiple systems. Substantial
re-work is required when objects or classes are re-used on other systems [16]. The scope of
the problem for the design intent, the type of variation that the design must accommodate,
and the anticipated changes that might occur have to be considered for the substantial re-
work [16]. OOT analysis methods focus on the problem space and a single application
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by identifying the problem, objects required, messages required to be sent to objects and
creating a sequence of messages as a solution to the problem. OOT offers organizational
benefits which include [16]:
• mapping the problem space to the solutions through design patterns.
• reducing the proliferation of classes to enable the development of new systems.
• an extended support for systematic reuse.
3.2 SystemVerilog
3.2.1 Overview
SystemVerilog is an extension of the 1364 Verilog 2001 standards. It combines hardware
description language features with features of OOT and verification. A combination of
programming languages C and C++ along with hardware description languages VHDL
and Verilog. It was originally introduced to be an extension to Verilog but later de-
veloped into a strong language for design, verification test benches, assertions, coverage,
Direct Programming Interface (DPI) and Application Programming Interface (API).
SystemVerilog is productive, readable and reusable. Its powerful features of constrained-
random testing, assertion and checker monitors, and coverage-driven testing provide a
complete verification environment. [17][15][18]
3.2.2 Benefits
The advantages of using SystemVerilog over Verilog or VHDL hardware description lan-
guages include[17][14][19][8][18]:
• Standardized and approved by Accellera and Institute of Electrical and Electronics
Engineers (IEEE), provides wide and extended support to EDA tools and vendors.
• Increasing the productivity, readability, and re-usability of hardware descriptions.
• Providing a higher design and verification abstraction level.
• Providing a modular approach for integration thereby reducing costs and risks of
adopting a new language.
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• Eliminating the necessity of external verification tools.
• Extending the modeling of Verilog through direct programming interfaces by allowing
C, C++, and SystemC through DPI.
• Reducing the overhead of Verilog Programmable Logic Interfaces (Verilog PLI)
• Employing directed, random and constrained-random stimulus testing.
• Monitoring messages and transactions though assertions, checkers and coverage-
driven tests.
• Extending the Verilog data types and using interfaces to improve data encapsulation
and abstraction.
• Enhancing process control by the use of fork, suspend and kill.
• Promoting cycle-based functionality by the use of clocking blocks and cycle-based
attributes.
• Synchronizing inter-process communication through the use of semaphores and mail-
boxes.
• Promoting the use of dynamic re-sizable and associative arrays.
Chapter 4
Serial Peripheral and Wishbone
Interface
4.1 Overview
Motorola developed the Serial Peripheral Interface (SPI) in the year 1979 [20]. It is not a
plug-and-play device and the interface type is configured for 3+N wires. This protocol is
used for short distance communication and governed by the transmission of data streams.
It is widely used in different industries due to its simplicity, low cost, and low power. It
is a synchronous serial interface due to the presence of a clock [21]. It enables full duplex
communication. It can only be configured as a single master and multiple slave protocol.
The addressing mechanism is through the Slave Select (SS) with no flow control and clock
stretching. The transfer rate of this communication interface ranges from (n*1MHz to
10*n*1MHz). The communication of the SPI master and slave devices with the processor
on a chip through the Wishbone bus is shown in Fig. 4.1.
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Figure 4.1: Processor-SPI Interaction
4.2 SPI Features
It is a widely used synchronous serial interface due to the following features which include
[20][22][4]:
4.2.1 Data Transfer and Addressing
• It is a low to medium data transfer protocol with a variable transfer rate governed
by the baud rate of the SPI Master device.
• It supports a user-defined word length and a frame data transfer enabling a full
duplex communication between the master device and slave device.
• It supports a polling and an interrupt-driven mode transfer of data.
• It supports the automatic selection of the slave device through Auto Slave Select
(ASS).
• The addressing is through the SS pin of the SPI device.
• It supports synchronous serial communication through the presence of a clock signal.
• It may be used as a transmitter or receiver, with or without FIFO data transfer, and
with or without digital filters.
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• It is synchronous to positive edge clocking for scan-path insertion and does not have
any internal 3-state elements.
4.2.2 Synchronization
• The data transfer and the shifting and sampling of data are synchronized on the
Serial ClocK (SCK) with configurable clock polarity, clock phase, transmission and
reception positive edge clocking.
• It supports a user-defined baud rate and clock rate.
4.2.3 Error Detection and Data Integrity
• It supports the detection of overflow errors during a data transfer are through internal
flags. Under-run errors are monitored and detected through the output from the slave
to the master.
• It supports the elimination of the input spikes which are shorter than a user-defined
number of clock cycles.
4.2.4 Host-side interface
• It enables a simple handshaking mechanism and a full duplex transfer which can be
adapted to any standard chip.
4.2.5 Performance
• It has a simple user-defined First-In-First-Out (FIFO) to improve the performance
in the transfer of data.
• It supports lower power consumption by the disconnection of SPI Master and Slave
devices from the system through a power conservative state.
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4.3 SPI Advantages, Disadvantages and Applications
4.3.1 Advantages
SPI is advantageous over other serial communication protocols as[4]:
• It provides good signal integrity and speed due to push-pull drivers.
• It is flexible for the bits transferred.
• It is not limited to transfer of 8-bit data words alone.
• It supports full duplex data transfer and higher throughput.
4.3.2 Disadvantages
SPI is disadvantageous over other serial communication protocols as[4]:
• It does not have a flow control mechanism by the slave device.
• It does not receive any acknowledgment from the slave device.
• There are no in-band addressing chip select signals and the addressing is through SS
only.
• It has more interfaces when compared to other serial communication protocols.
• It does not support multiple master devices.
• It does not enable parallel communication and data transfer is only one-bit at a time.
4.3.3 Applications
It is widely used in a number of applications in different industries and domains. Some
of the applications of the SPI include sensors, control devices, communication systems,
Memory and SD cards.
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Table 4.1: Applications[4]
Sensors Control Devices Communications Memory Clocks Displays
Temperature CODECs Ethernet Flash Real LCD
Pressure DACs USB EEPROM Time
Touch Digital CAN SD Card Clocks
Screens Potentiometers USA RT MMC Card
Controllers IEEE 802.11
ADCs IEEE 802.15.4
4.4 SPI Interfaces
A standard SPI is designed with four interfaces which include an optional slave select,
Master-In-Slave-Out, Master-Out-Slave-In, Slave Select, and Serial Clock. Different de-
signs have different naming conventions for these signals and the standard naming conven-
tion is followed in this research [4]. The interface signals of the SPI is showcased in Fig.
4.2.
Figure 4.2: SPI Interfaces in a single master-single slave device configuration
4.5 SPI Data Transfer Modes and Formats 25
4.4.1 Master Out Slave In (MOSI)
This signal is transmitted as an output from the master to the slave as an input. It is used
to transfer the data in one direction. In a typical scenario, the most significant bit is sent
first on this data line.
4.4.2 Master In Slave Out (MISO)
This signal is received as an input to the master device from the slave device. It is used
to transfer the data in the other direction. In a typical scenario, the most significant bit is
sent first in this data line. A high impedance state is observed for this signal if there is no
slave selected by the master.
4.4.3 Slave Select (SS)
This signal selects the slave device by switching to the active low state. A data transfer is
initiated only after the slave is selected and must remain in this state till the data transfer
is complete.
4.4.4 Serial Clock (SCK)
This signal synchronizes the data samples and the data shifts on MOSI and MISO to the
positive and negative edges of the generated clock. This signal can only be generated by
the master device and is an input to the slave. A byte of data or information can be
transferred between master and slave devices during a sequence of 8 clock cycles.
4.5 SPI Data Transfer Modes and Formats
A two-way communication is established between the microcontroller or microprocessor
and the peripheral devices. The data word or character is simultaneously shifted out from
the master to slave and shifted in from the slave to master serially one bit a clock cycle.
The data sampling and shifting are synchronized by the serial clock and only after a slave
peripheral device is selected by the microcontroller or microprocessor [23]. Two bits in the
SPI control register control the clock phase and polarity. There are four combinations of
the clock phase and polarity as shown in Tab. 4.2 define the modes of operation of the
data transfer. The phase and polarity should be identical to both the master and slave
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through out the transfer. As SPI is synchronous to the serial clock, the data shift occurs
on one edge of the serial clock (either positive or negative) and the data capture is on the
other edge. Ideally, there are only two data transfer formats based on the clock phase.
Table 4.2: Modes of Operation
Mode Polarity Phase Data Shift Data Sample
(CPOL) (CPHA)
0 0 0 Falling Rising
(Negedge) (Posedge)
1 0 1 Rising Falling
(Posedge) (Negedge)
2 1 0 Rising Falling
(Posedge) (Negedge)
3 1 1 Falling Rising
(Negedge) (Posedge)
4.5.1 CPHA Equals Zero Transfer Format
Fig. 4.3 depicts a sample timing diagram when the phase is zero. As the SCK, MOSI
and MISO pins are inter-connected between master and slaves, it may interpret either a
master or a slave timing diagram. An 8-bit data transfer requires 8 clock cycles as one bit
is transferred at a time. This is denoted by the SCK Cycle. When the polarity is one, the
data shift happens on the positive edge (posedge) of the serial clock and the data capture
happens on the negative edge (negedge) of the serial clock. When the polarity is zero, the
data shift happens on the negedge of the serial clock and the data capture happens on the
posedge of the serial clock. SS has to be triggered to active low before the data shift and
capture starts as it ensures the selection of the slave device for communication. The SS
must be de-asserted and re-asserted to to avoid a write collision error between successive
serial byte transfers, when the clock phase is zero[23]. Bit 7 represents theMost Significant
Bit (MSB) and bit 0 represents the Least Significant Bit (LSB). A general tendency of
data transfer is to send the MSB first on the MOSI or MISO data lines.
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Figure 4.3: CPHA = 0 Timing Diagram
4.5.2 CPHA Equals One Transfer Format
Fig. 4.4 depicts a sample timing diagram when the clock phase is set to one. As the SCK,
MOSI and MISO pins are inter-connected between the master and slaves, it may interpret
either a master or a slave timing diagram. An 8-bit data transfer requires 8 clock cycles
as one bit is transferred at a time. This is denoted by the SCK Cycle. When the polarity
is one, the data shift happens on the negedge of the serial clock and data capture happens
on the posedge of the serial clock. When the polarity is zero, the data shift happens on
the posedge of the serial clock and the data capture happens on the negedge of the serial
clock. SS has to be triggered to active low before the data shift and capture starts as it
ensures the selection of the slave device for communication. The SS can remain in the
active low state at all times, when the clock phase is 1 [23]. Bit 7 represents the MSB and
bit 0 represents the LSB. A general tendency of data transfer is to send the MSB first on
the MOSI or MISO data lines.
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Figure 4.4: CPHA = 1 Timing Diagram
4.6 SPI Sub-System
Fig. 4.5 showcases the internal communication logic between the master and slave device
registers. During an 8-bit transfer in the SPI, an 8-bit character is shifted through one pin
from the master device and another 8-bit character is shifted in through the second data
pin from the slave device simultaneously. It can be understood as an 8-bit shift register
existing in the master and the slave respectively. These two shift registers are connected
as a 16-bit shift register with a circular operation to ensure the data exchange. In Fig.
4.5, a divider is used to generate the clock frequency of the SPI from the Wishbone clock
as Wishbone and SPI operate at different clock frequencies. The signals and their bit
positions in the different registers are described in the Sec. 4.7.
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Figure 4.5: SPI Sub-System
The 8-bit shift register and the read data buffer is the central block of the Fig. 4.5. It is
single buffered in the transmit direction to ensure a new character is transferred only after
the transfer of the previous character is complete and is double-buffered in the receive
direction [23]. The SPI status and control registers of the sub-system as shown in Fig.
4.5 are used to monitor and control the status of the transaction of the character. The
transmit and receive of data are synchronized to the serial clock. The pin control logic
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monitors the SPI interface signals. ’S’ represents ’Slave’ and ’M’ represents ’Master’ in the
Pin Control Logic. Fig. 4.6 shows the bit serial operation of an 8-bit SPI master and an
8-bit SPI slave communication. It also shows as to how it can be linked to the working of
a 16-bit circular shift register.
Figure 4.6: Data Transmission
4.7 SPI Registers
Three registers namely the data direction control register (data shift register), the SPI
control register and the SPI status register are used to control the data transactions in the
SPI communication interface.
4.7.1 Data Direction Control Register
This register reads or writes the data at any given instance of time. When the SPI Enable
pin (SPE) is high, bits 5 to 2 are used by the SPI sub-system for the pins [24]. Bit position
1 and bit position 0 are used for transmit and receive operations. A pictorial representation
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of the bits in an 8-bit SPI register is shown in the Fig. 4.7 register. The positions of the
signal representations may change as the data width increases.
Figure 4.7: Data Direction Control Register
• When SPE is high and MaSTeR (MSTR) is low, bit position 5 is the SS pin
regardless of its value. When SPE and MSTR are both high, the function of SS
depends on the value in bit position 5 of the register. Value ’0’ indicates the use
of SS to detect mode fault errors and value ’1’ indicates the use of SS as a general
purpose output and this output will not be affected by the SPI sub-system [23].
• Bit position 4 of the register indicates the SCK. This bit is set high when SPI is used
as a master. This bit represents SCK regardless of its value when SPI is used as a
slave [23].
• Bit position 3 of the register indicates the MOSI. It is switched to a high state if
operated as a master and the master initiates a transaction. The value is of no
importance if operated as a slave [23].
• Bit position 2 of the register indicates the MISO. It is switched to a high state if
operated as a slave. This value is of no importance if operated as a master [23].
4.7.2 Control Register
This register is the brain of the SPI sub-system used for configuration of SPI. This register
is read from or written to at any given instance of time [24]. A pictorial representation
of the bits in an 8-bit SPI register is shown in Fig. 4.8. The positions of the signal
representations may change as the data width increases.
Figure 4.8: Control Register
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• Bit position 7 indicates the enabling of SPI interrupts. It is switched to a low state
to disable the interrupts and use polling to sense the flags in the status register. It
is switched to a high state to enable the interrupts [23].
• Bit position 6 indicates the enabling of the SPI sub-system. It is enabled when set
high.
• Bit position 5 represents the Wired OR-Mode select. This bit is set low to output
push-pull drivers and set high to output open drain drivers [23].
• Bit position 4 is used to indicate the operation of SPI as either a master or a slave
device. It is set high to enable SPI master operation[25][26].
• Bit position 3 is used to indicate the serial clock polarity. It is set high to enable the
selection of active low clocks and vice versa[25][26].
• Bit position 2 indicates the serial clock phase to select the data transfer format[25][26].
• Bit positions 1 and 0 indicate the bit rate select bits to select the clock output from
the divider in the SPI sub-system.
4.7.3 Status Register
This register can only be read. Write access to this register is unavailable and it contains
the status flags indicating the completion of data transfer and transfer overflow and under-
run system errors. The bits in this register are set automatically based on the events of
the SPI [24]. A pictorial representation of the bits in an 8-bit SPI register is shown in Fig.
4.9. The positions of the signal representations may change as the data width increases.
Figure 4.9: Status Register
The SPI sub-system as shown in Fig. 4.5 is only concerned with the bits 7, 6 and 4.
All the other bits are not used and always set low.
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• Bit position 7 represents the flag for the completion of data transfer. It reaches a
high state automatically at the end of the transfer. It is automatically cleaned before
a new data transfer by reading from the register with this bit in high state.
• Bit position 6 represents the flag for a write collision error. It reaches a high state
automatically if the data direction register is written while a transfer is in progress.
It is automatically cleaned before a new data transfer by reading from the register
with this bit in high state.
• Bit position 4 indicates the mode fault error and reaches a high state the device is
operated as a master and SS goes active low. It is automatically cleaned by reading
from this register with this bit in the high state followed by a write to the control
register.
4.8 Beginning and Ending SPI Transfers
• The clock phase data transfer format and configuration of the SPI as a master or a
slave device determines the beginning and the ending period of the transfer.
• An initiation delay occurs at the beginning and end of every SPI data transfer.
• The initiation delay is affected by the clock phase transfer format and the SPI clock
rate.
• Clock phase does not affect the initiation delay but has an effect on the initial state
of the serial clock
• The SPIF bit flag in the SPI status register signifies the end of the transfer. This
flag is set after the transfer of data based on the SPI clock rate.
4.9 Wishbone Bus Interface
Wishbone is a flexible SoC interconnection architecture used with different IP cores. It
enables a faster design re-usability by avoiding integration issues on a SoC. Wishbone
interface is used as it is independent of the various logic signaling levels of different IP
cores on a chip. It employs a simple Master-Slave architecture like the SPI which makes
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the design interface easier. Wishbone also employs parallel communication between devices
which results in faster execution. All the Wishbone Master and Slave devices use an
INTERCONnection interface (INTERCON). INTERCON, as shown in Fig. 4.10 contains
standard logic circuits which can be used by the masters and slaves[27] [28][29].
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Figure 4.10: Wishbone INTERCON[1]
Wishbone Master is considered as the host to the SPI. It implies that SPI master device
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is a wishbone compliant slave device. The Wishbone signals used in interfacing with the
SPI are tabulated in Tab. 4.3.
Table 4.3: Wishbone Signals[1, 5]
Signal Width Direction Description
wb_clk_i 1 Input System Clock
wb_rst_i 1 Input Active high synchronous Reset
wb_adr_i 32 Input Address
wb_dat_i 128 Input Data to Core
wb_dat_o 128 Output Data from Core
wb_sel_i 16 Input Byte Select
wb_we_i 1 Input Write Enable
wb_stb_i 1 Input Strobe
wb_cyc_i 1 Input Bus cycle
wb_ack_o 1 Output Bus cycle acknowledge
wb_err_o 1 Output Bus cycle error
wb_int_o 1 Output Interrupt
The wishbone logic is synchronous to the system clock. Master initiates the bus trans-
action. Setting the wb_rst_i to active low restarts the core, presets internal registers to
the default values and sets state machines to the initial or default known state. The host
controller assists the core if the interrupt wb_int_o is asserted. When asserted, a valid
bus cycle is checked using the signal wb_cyc_i and a valid transfer cycle is checked using
the logical AND of the signals strobe wb_stb_i and write-enable wb_we_i. The core
responds to the host controller only if there is a valid bus transfer cycle. A valid binary
coded address is passed to the core using the signal wb_adr_i which signifies the start of
the bus transaction. The assertion of the signal wb_we_i signifies a Wishbone write cycle
else a Wishbone read cycle. Data is sent from the host controller to the core through the
signal wb_dat_i and the core responds to the host controller with the data through the
signal wb_dat_o. A valid bus cycle is terminated normally by asserting the acknowledged
output wb_ack_o. The signal wb_err_o is used to signify an error in the bus transaction
cycle. [1][27][30]
Wishbone is used as it enables parallel communication in the chip. The parallel data
in wishbone is converted into serial data for communication between the SPI master and
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slave devices. The serial data from the slave device is converted back into parallel data
before it is sent to the Wishbone bus.
4.10 System Architecture
Fig.4.11 shows the top level system architecture. The communication interface consists of
a wishbone interface and the SPI sub-system. The SPI sub-system includes a clock divider
and a shift register. The clock divider is used as the SPI and Wishbone operate at different
clock frequencies. The shift register function is used for the data word or character exchange
between devices. Wishbone bus communicates with the processor and the communication
is parallel. The data word from the processor is parallel and is converted into serial data
for the data exchange between devices. The serial data is converted back into parallel data
to be sent to the processor.
Figure 4.11: Top-Level Architecture[2]
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Fig.4.12 shows an extended architecture of the system with the interaction of the SPI
registers with the wishbone interface. As discussed in Sec. 4.7, the SPI registers include
the control register, the status register, and the data direction control register.
Figure 4.12: System Detailed Architectural Block Diagram[3]
Chapter 5
Testbench Methodology and Results
5.1 Testbench Methodology
A testbench is an additional entity that provides a repeatable set of stimuli to the design
under test to verify its functional correctness. It is portable across different simulators and
checks if the design meets the system and requirement specifications. It may be a simple
hardware description file with clock and input constraints or a complex environment for
error checks, conditional checks, input constraints, and output constraints. It provides
an early indication of the operation and performance of components of the design. A
flat testbench is a simple Verilog or VHDL file with clock and input constraints. A flat
testbench generates inputs, resets and configures the design under test, runs tests, capture
outputs, verifies correctness and reports errors. A SystemVerilog testbench is a complex
modular environment with a higher level abstraction of the design, explicit design intent,
and concise expressions. A SystemVerilog testbench focuses on the expected behavior of the
system, as the input test combinations are automatically generated by the test generators.
A layered testbench approach using SystemVerilog was followed in the development of
the environment due to the benefits mentioned in Sec. 2.3 and Sec. 3.2 of this research
paper. The developed testbench is divided into signal, command, functional and scenario
layers using object-oriented technology concepts of classes, objects, and use-cases. The
testbench components which were developed for the verification environment using the
bottom-up methodology are described in the sub-sections of this chapter. Fig. 5.1 shows
the testbench environment. Fig. 5.2 shows the testbench environment with interface
signals.
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Figure 5.1: Testbench Environment
Figure 5.2: Testbench Environment with Interface Signals
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5.2 Testbench Components
5.2.1 Interface
SystemVerilog provides a useful construct named interface which helps the testbench en-
vironment to interact with the design under test. The interface block will have all the
Wishbone and SPI signals along with modports for each protocol.
5.2.2 Transaction
The interaction between the testbench components happens through transaction objects.
The transaction objects include the address of the data or transaction, the payload and the
direction of the data (either transmission or reception). The constrained-random trans-
actions are passed on to the driver via transaction channels. Separate classes are created
for the transactions to monitor and check Wishbone and SPI signals. The SPI design is
capable of transferring up to 512 bits. As it isn’t possible to determine the number of
bits to be transferred on the SPI interface, Wishbone monitor will store each 128-bit data
to the SPI registers. The 512-bit data from the SPI registers along with the character
length from the control register is sent to the scoreboard via the driver to check the SPI
outputs.The transaction objects created are randomized using the randomize function of
SystemVerilog. This is used to automate the process of generating all possible input stim-
ulus and constrained-random stimulus. This approach saves time and helps in focusing on
the testbench framework and behavior of the system.The stimulus is passed to the driver
through mailboxes.
5.2.3 Driver
A driver is used to convert the transactions into read and write operations to be sent to the
core. In this environment, it is converted into Wishbone read and write cycle operations
as Wishbone is the host controller of the system. The signals are put to a known state
through the Wishbone reset task. The driver interacts with the design under test through
the interface by creating it virtually.
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5.2.4 Monitor
The monitor monitors transactions at different events and also includes a checker. It
consists of two tasks which fired in parallel as soon as the transfer of data is initiated. One
task monitors and checks the wishbone outputs and the other task monitors and checks
the SPI interfaces. In order to make it simpler, the monitors are created as tasks in the
same class.
5.2.4.1 Wishbone Monitor
A task is created to monitor the transactions on the host-side. The purpose of a wishbone
monitor is to send the wishbone transactions to the scoreboard for analysis checks. The
structure of the wishbone monitor is similar to that of the driver except for the transactions
to the scoreboard. This monitor is used to only check the transactions on the host side.
5.2.4.2 SPI Monitor
A task is created to monitor the transactions on the core-side. The purpose of the SPI
monitor is to send the SPI transactions to the scoreboard for analysis checks. The SPI
monitor generates a new transaction to be sent, waits for the transfer to be finished, makes
sure the transfer is complete, and ends the transmission. This is used to monitor the SPI
signals.
5.2.5 Scoreboard
The scoreboard is used to compare the actual data with the expected data. This is done
by creating a mask based on the number of bits transmitted and compare the data. The
scoreboard receives the transactions through mailboxes and the character length from the
SPI control registers and it performs a compare data check. .
5.2.6 Environment
All the components developed are brought together in a unified testbench environment
called the environment. These components are created in the environment in the order of
their instantiation virtually through the interface as it binds the testbench and the design.
A reference is created to the SPI design as it requires specific initialization before running
a test which is done using the reset functionality.
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5.2.7 Test Case
The test case instantiates the environment and is of the file type program. A program block
instantiates the design wrapper and the top-level class-based environment. It cannot have
the instantiation of modules, interfaces, or other programs[14]. SystemVerilog considers
this as a test module to run the different scenarios and the simulation terminates when
every block in the program is completed. All the tasks from the respective classes are called
to enable a successful operation at the top-level of the system.
5.2.8 Top-Level
A top-level module is created to generate the clock, instantiate the interface, design under
test and the test case. It ensures the components are called the right way.
5.3 Testbench Results
5.3.1 Design’s Area, Power and Module Hierarchy
As this project is focussed on creating a functional verification environment, an open cores
existing design was updated to the latest specifications in the TSMC 0.18 micrometer
technology and only the total number of cells, total cell area and total dynamic power of
the final design were captured in Tab. 5.1.
Table 5.1: Area and Power Details
Type Value
Number of Cells 678
Number of Combinational cells 505
Number of Sequential Cells 173
Total Cell Area 19585.84
Total Dynamic Power 6.676 mW
Cell Internal Power 3.913 mW
Net Switching Power 2.763 mW
Cell Leakage Power 76.3688 mW
The module design hierarchy is showcased in the Fig. 5.3.
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Figure 5.3: Module Design Hierarchy
5.3.2 Code Methodology
A correct flow had to be followed to ensure the correct working of the verification environ-
ment of the wishbone-compliant SPI master and slave. Classes and objects were created
for each testbench component described in Sec. 5.2. As it can be seen in the Fig. 5.4, the
top-level module instantiates the interface and test case classes along with the design under
test. An object of the environment was created in the class ’testcase’ which instantiates
the environment and the objects inside the environment. The created environment class
instantiates the driver though calls to the tasks reset and drive, the monitor through the
main task, the scoreboard through the main task. The constrained-random transactions
are sent to the driver, monitor and scoreboard classes. The simulation ends with $finish
in the top-level class.
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Figure 5.4: Code Flow
5.3.3 Wishbone and SPI Transaction Waveforms
5.3.3.1 Wishbone Transactions to SPI devices
The payload, the data and the type of the transaction is driven using the wishbone read and
write tasks in the driver class of the environment in the Fig.5.5. This information is driven
to the SPI master and slave devices through the interface signals. The communication
starts with the assertion of the wishbone acknowledge (wb_ack_o) and it indicates that
the slave is ready. This is visible at 240ns in the Fig. 5.5. At this time frame, The wishbone
address (wb_adr_i) is selected as 04 and this indicates the selection of the transmit-receive
registers. Wishbone cycle and strobe are set high, indicated by signals wb_cyc_i and
wb_stb_i. Write-Enable (wb_we_i) is set low indicating a read operation from the SPI.
The Wishbone Select (wb_sel_i) is always ’FFFF’ during a read or write operation as only
SPI is considered as a slave. A Wishbone address ”h 0c’ indicates selection of transmit-
receive register, ”h 14’ indicates the SPI divider select value in the SPI register, ”h 18’
indicates the slave select in the SPI register, and ”h 10’ indicates the SPI control in the
SPI control register. When the write-enable (wb_we_i) is asserted, it indicates a write
operation to the SPI master device. This can be seen between 420ns and 460ns in the Fig.
5.5.
5.3 Testbench Results 46
Figure 5.5: Wishbone to SPI Master Transactions
5.3.3.2 SPI Master-Slave Communication
The Fig. 5.6 indicates the communication between the SPI Master initiation device and
the SPI slave peripheral device. The data received from the Wishbone is parallel data,
127 bits wide and is indicated by data[127:0]. The transaction begins with an active low
slave select, indicated by ss, and remains low till the transfer of data is complete. ’sck’
represents the serial clock and it synchronizes the data on mosi and miso. At 420ns, the
mosi is high on the rising edge of the serial clock sck. The data on this line changes on
every rising edge of the serial clock sck. It can be seen in Fig. 5.6 that data ’0101101’ is
being sent on mosi with one-bit every clock cycle of sck during the time frame between
400ns and 540ns. It can also be seen that the slave device sends all zeros during this time
frame.
Figure 5.6: SPI Master and Slave Communication
Fig. 5.7 explicitly shows the selection of the slave device through the ss_o signal and
the transfer of data from the SPI master device to slave device through the mosi_o. This
snapshot was captured during the monitoring of the SPI signals by the monitor class of
the environment.
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Figure 5.7: SPI Monitor Signals
Chapter 6
Conclusion
A configurable SystemVerilog verification environment for a Wishbone-compliant Serial
Peripheral Interface Communication protocol is developed in this work, and this verification
environment is used for the validation of parallel to serial to parallel communication on
the chip. All verification system components are configured using an input configuration
control file. The verification environment extensively validates the full-duplex data transfer
between the SPI master and slave devices for different character lengths and different
transfer formats. It enables a robust monitoring environment to validate the cycle by cycle
operation.
The test bench can be configured to suit different protocol characteristics such as data
bus width, address bus width, character length, and type of transmission. The major test
bench components used to build the test bench framework are the interface, a Wishbone
driver, an environment, a test case and a top-level test module. The Interface connects
the host controller and the design under test with the test bench, the driver is in the form
of Wishbone read and write cycles to drive the design, the Environment encapsulates the
driver and test case scenarios and is responsible for the operational flow at the top-level.
6.1 Future Work
This research has a lot of scope for future work and a few ideas that could be developed
include:
• It can be extended to the verification of the serial peripheral interface with a First-
In-First-Out (FIFO) principle.
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• Code coverage with respect to the standards can also be a part of the environment.
• The development of verification environment can be extended to the verification other
Wishbone-compliant peripherals that support additional communication protocols.
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Appendix I
Source Code
I.1 Transactions
c l a s s t r an sa c t i on ;
// Dec la r ing the t r an s a c t i on s
rand b i t [32−1 :0 ] addr ;
rand b i t [128−1:0 ] data ;
rand trans_t kind ;
c on s t r a i n t addr_range {addr i n s i d e {32 ’ h00000000 , 32 ’ h00000004
, 32 ’ h00000008 ,
32 ’ h0000000c , 32 ’ h00000010
, 32 ’ h00000014 ,
32 ’ h00000018 } ; }
endc l a s s : t r an s a c t i on
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c l a s s mntrsbtrans ;
// Dec la r ing the t r an s a c t i on s
rand b i t [32−1 :0 ] addr ;
rand b i t [512−1:0 ] data ;
rand trans_t kind ;
rand c t r l_t c t r l ;
covergroup cg ;
cove rpo int addr
{
b ins va l i d [ ] = {SPI_TXRX_0, SPI_TXRX_1, SPI_TXRX_2,
SPI_TXRX_3,
SPI_CTRL, SPI_DIVIDER, SPI_SS} ;
i l l e g a l_b i n s i n v a l i d = de f au l t ;
}
char_len : cove rpo int c t r l . char_len
{
b ins t iny = { [ 1 : 1 7 1 ] } ;
b ins mid = { [ 1 7 2 : 3 4 1 ] } ;
b ins b ig = { 0 , [ 3 4 2 : 5 1 1 ] } ;
}
coverpo int kind ;
endgroup
func t i on new ( ) ;
cg = new ( ) ;
endfunct ion
func t i on sample_coverage ( ) ;
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cg . sample ( ) ;
endfunct ion
endc l a s s : mntrsbtrans
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I.2 Interface
i n t e r f a c e dut_int f ( input wb_clk_i ) ;
// Wishbone s i g n a l s
// l o g i c wb_clk_i ;
l o g i c wb_rst_i ;
l o g i c [ 6 : 0 ] wb_adr_i ;
l o g i c [ 1 2 7 : 0 ] wb_dat_i ;
l o g i c [ 1 2 7 : 0 ] wb_dat_o ;
l o g i c [ 1 5 : 0 ] wb_sel_i ;
l o g i c wb_we_i ;
l o g i c wb_stb_i ;
l o g i c wb_cyc_i ;
l o g i c wb_ack_o ;
l o g i c wb_err_o ;
l o g i c wb_int_o ;
l o g i c test_mode ;
l o g i c scan_in0 ;
l o g i c scan_en ;
l o g i c scan_out0 ;
// SPI s i g n a l s
l o g i c [ ‘SPI_SS_NB−1:0] ss_o ;
l o g i c sclk_o ;
l o g i c mosi_o ;
l o g i c miso_i ;
// Wishbone S i gna l s Modports to be used by the tes tbench
modport wb ( output wb_adr_i , wb_dat_i , wb_sel_i , wb_we_i ,
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wb_stb_i ,
wb_cyc_i ,
input wb_dat_o , wb_ack_o ,
wb_err_o , wb_int_o) ;
// SPI S i gna l s Modports to be used by the tes tbench
modport sp i ( output miso_i , input ss_o , sclk_o , mosi_o ) ;
e nd i n t e r f a c e : dut_int f
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I.3 Driver
c l a s s d r i v e r ;
v i r t u a l dut_int f dut_if ;
mailbox drvr2sb ;
t r an sa c t i on t rans ;
// scoreboard sb ;
func t i on new( v i r t u a l dut_int f dut_if , mailbox drvr2sb ) ;
t h i s . dut_if = dut_if ;
t h i s . drvr2sb = drvr2sb ;
// t h i s . sb = sb ;
endfunct ion
task r e s e t ;
dut_if . wb_rst_i = 1 ’ b0 ;
r epeat (2 ) @( posedge dut_if . wb_clk_i ) ;
dut_if . wb_rst_i = 1 ’ b1 ;
$d i sp l ay ( " Reset s t a r t ed . . . " ) ;
dut_if .wb . wb_adr_i <= {32{1 ’bx }} ;
dut_if .wb . wb_dat_i <= {128{1 ’bx }} ;
dut_if .wb . wb_sel_i <= {16{1 ’bx }} ;
dut_if .wb .wb_we_i <= 1 ’hx ;
dut_if .wb . wb_stb_i <= 1 ’bx ;
dut_if .wb . wb_cyc_i <= 1 ’ b0 ;
$d i sp l ay ( " Reset ended . . . " ) ;
r epeat (20) @( posedge dut_if . wb_clk_i ) ;
dut_if . wb_rst_i = 1 ’ b0 ;
endtask
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task dr i v e ( input i n t e g e r i t e r a t i o n ) ;
r epeat ( i t e r a t i o n )
begin
$d i sp l ay ( "%b" , dut_if . wb_clk_i ) ;
t rans = new ( ) ;
dut_if .wb .wb_we_i <= 1 ’ b0 ;
dut_if .wb . wb_stb_i <= 1 ’ b0 ;
dut_if .wb . wb_cyc_i <= 1 ’ b0 ;
@ ( negedge dut_if . wb_clk_i ) ;
i f ( t rans . randomize ( ) )
begin
i f ( t rans . kind == RX)
wb_read (1 , t rans . addr , t rans . data ) ;
e l s e
wb_write (1 , t rans . addr , t rans . data ) ;
i f ( ( t rans . addr == SPI_CTRL) && ( trans . data & SPI_GO) )
@( posedge dut_if .wb . wb_int_o) ;
drvr2sb . put ( t rans ) ;
end
end
endtask
task automatic wb_write ;
input de lay ;
i n t e g e r de lay ;
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input [32−1 :0 ] g_address ;
input [128−1:0 ] g_data ;
begin
repeat ( de lay )
@( posedge dut_if . wb_clk_i ) ;
dut_if .wb . wb_adr_i = g_address ;
dut_if .wb . wb_dat_i = g_data ;
dut_if .wb . wb_cyc_i = 1 ’ b1 ;
dut_if .wb . wb_stb_i = 1 ’ b1 ;
dut_if .wb .wb_we_i = 1 ’ b1 ;
dut_if .wb . wb_sel_i = {16{1 ’ b1 }} ;
@( posedge dut_if . wb_clk_i ) ;
#1;
//Waiting f o r acknowledge from s l av e
whi l e (~ dut_if .wb .wb_ack_o) begin
@( posedge dut_if . wb_clk_i ) ;
#1;
end
dut_if .wb . wb_cyc_i = 1 ’ b0 ;
dut_if .wb . wb_stb_i = 1 ’bx ;
dut_if .wb .wb_we_i = 1 ’hx ;
dut_if .wb . wb_sel_i = {16{1 ’bx }} ;
dut_if .wb . wb_adr_i = {32{1 ’bx }} ;
dut_if .wb . wb_dat_i = {128{1 ’bx }} ;
end
endtask
task automatic wb_read ;
input de lay ;
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i n t e g e r de lay ;
input [32−1 :0 ] g_address ;
output [128−1:0 ] g_data ;
begin
repeat ( de lay )
@( posedge dut_if . wb_clk_i ) ;
dut_if .wb . wb_adr_i = g_address ;
dut_if .wb . wb_dat_i = {128{1 ’bx }} ;
dut_if .wb . wb_cyc_i = 1 ’ b1 ;
dut_if .wb . wb_stb_i = 1 ’ b1 ;
dut_if .wb .wb_we_i = 1 ’ b0 ;
dut_if .wb . wb_sel_i = {16{1 ’ b1 }} ;
@( posedge dut_if . wb_clk_i ) ;
//Waiting f o r acknowledge from s l av e
whi l e (~ dut_if .wb .wb_ack_o) begin
@( posedge dut_if . wb_clk_i ) ;
#1;
end
dut_if .wb . wb_cyc_i = 1 ’ b0 ;
dut_if .wb . wb_stb_i = 1 ’bx ;
dut_if .wb . wb_adr_i = {32{1 ’bx }} ;
dut_if .wb . wb_dat_i = {128{1 ’bx }} ;
dut_if .wb .wb_we_i = 1 ’hx ;
dut_if .wb . wb_sel_i = {16{1 ’bx }} ;
g_data = dut_if .wb . wb_dat_o ;
end
endtask
endc l a s s : d r i v e r
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I.4 Scoreboard
c l a s s scoreboard ;
mailbox drvr2sb ;
mailbox mntr2sb ;
func t i on new(mailbox mntr2sb , mailbox drvr2sb ) ;
t h i s . drvr2sb = drvr2sb ;
t h i s . mntr2sb = mntr2sb ;
endfunct ion
task main ;
mntrsbtrans trans_rcv , trans_exp ;
repeat (4 ) begin
mntr2sb . get ( trans_rcv ) ;
$d i sp l ay ( " Monitor Transact ion r e c e i v ed " ) ;
// $d i sp l ay ( " Monitor Address : %0d , Data : %0d\n " , t rans . addr ,
t rans . data ) ;
drvr2sb . get ( trans_exp ) ;
$d i sp l ay ( " Dr iver Transact ion r e c e i v ed " ) ;
// $d i sp l ay ( " Dr iver Address : %0d , Data : %0d\n " , t rans . addr ,
t rans . data ) ;
// i f ( trans_rcv . compare ( trans_exp ) )
// $d i sp l ay ("%0d : Transact ion matched " , $time ) ;
// e l s e
// $root . e r r o r++;
// f o r ( i n t i = 0 ; i < ( t rans . c t r l & ’ h3f ) ; i++)
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//mask [ i ] = 1 ;
// i f ( ( a c tua l . data & mask) !== ( expected . data & mask) ) ;
// $d i sp l ay ( " Compare Fa i l ed " ) ;
end
endtask : main
endc l a s s : scoreboard
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I.5 Monitor
c l a s s monitor ;
v i r t u a l dut_int f dut_if ;
mailbox mntr2sb ;
func t i on new( v i r t u a l dut_int f dut_if , mailbox mntr2sb ) ;
t h i s . dut_if = dut_if ;
t h i s . mntr2sb = mntr2sb ;
endfunct ion
task wbmon_check ;
f o r e v e r begin
mntrsbtrans t rans ;
t rans = new ( ) ;
@( posedge dut_if . wb_cyc_i ) ;
whi l e (~ dut_if . wb_stb_i ) @( posedge dut_if . wb_clk_i ) ;
whi l e (~ dut_if . wb_ack_o) @( posedge dut_if . wb_clk_i ) ;
whi l e ( dut_if . wb_ack_o) begin : WB_ACK
l o g i c [ 1 2 7 : 0 ] tmp_dat ;
i f ( dut_if . wb_cyc_i !== 1 | | dut_if . wb_stb_i !== 1)
break ;
i f ( dut_if . wb_we_i === 1 ’ b1 ) begin
$d i sp l ay ( "Wishbone Write Enable i s : %v " , dut_if .
wb_we_i) ;
t rans . kind = TX;
tmp_dat = dut_if . wb_dat_i ;
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end e l s e begin
$d i sp l ay ( "Wishbone Write Enable i s : %v " , dut_if .
wb_we_i) ;
t rans . kind = RX;
tmp_dat = dut_if . wb_dat_o ;
end
t rans . addr = dut_if . wb_adr_i ;
case ( t rans . addr )
SPI_TXRX_0: t rans . data [ 1 2 7 : 0 ] = tmp_dat ;
SPI_TXRX_1: t rans . data [ 2 5 5 : 1 2 8 ] = tmp_dat ;
SPI_TXRX_2: t rans . data [ 3 8 3 : 2 5 6 ] = tmp_dat ;
SPI_TXRX_3: t rans . data [ 5 1 1 : 3 8 4 ] = tmp_dat ;
SPI_SS : ;
SPI_DIVIDER : ;
SPI_CTRL: t rans . c t r l = tmp_dat ;
d e f au l t : t rans . addr = ’ h1f ; // Inva l i d
Address
endcase
i f ( t rans . addr != ’ h1f ) begin
$d i sp l ay ( " Address = %0x , Data = %0x " , t rans . addr ,
tmp_dat ) ;
end e l s e
$d i sp l ay ( " Address = %0x , Data = %0x " , t rans . addr ,
tmp_dat ) ;
i f ( ( t rans . kind == TX) && ( trans . addr == SPI_CTRL) && (
trans . c t r l & SPI_GO) )
begin
t rans . sample_coverage ( ) ;
mntr2sb . put ( t rans ) ;
t rans = new ( ) ;
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end
@( posedge dut_if . wb_clk_i ) ;
end : WB_ACK
end
endtask : wbmon_check
task spimon_check ;
f o r e v e r begin
b i t [ 6 : 0 ] i = 0 ;
mntrsbtrans t rans = new ( ) ;
whi l e ( dut_if . ss_o )
begin
f o r ( i =0; dut_if . ss_o [ 0 ] ; i++)
begin
@( posedge dut_if . sclk_o ) ;
t rans . data [ i ] = dut_if . s p i . mosi_o ;
end
end
i f ( i ) begin
mntr2sb . put ( t rans ) ;
end
end
endtask : spimon_check
task main ( ) ;
f o rk
wbmon_check ;
spimon_check ;
join_none
endtask : main
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endc l a s s : monitor
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I.6 Environment
c l a s s environment ;
d r i v e r dr iv ;
monitor mon ;
scoreboard sb ;
mailbox mntr2sb , drvr2sb ;
v i r t u a l dut_int f i n t f ;
f unc t i on new ( v i r t u a l dut_int f i n t f ) ;
t h i s . i n t f = i n t f ;
t h i s . drvr2sb = drvr2sb ;
t h i s . mntr2sb = mntr2sb ;
d r iv = new( i n t f , drvr2sb ) ;
mon = new( i n t f , mntr2sb ) ;
sb = new(mntr2sb , drvr2sb ) ;
endfunct ion
endc l a s s : environment
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I.7 Testcase
program t e s t c a s e ( dut_int f i n t f ) ;
environment env = new( i n t f ) ;
i n i t i a l
begin
$timeformat (−9 , 2 , " ns " , 16) ;
env . d r iv . r e s e t ( ) ;
env . d r iv . d r i v e (10) ;
env .mon . main ( ) ;
env . sb . main ( ) ;
end
endprogram : t e s t c a s e
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I.8 Test
module t e s t ( ) ;
l o g i c wb_clk_i = 0 ;
i n i t i a l
f o r e v e r
#5 wb_clk_i = ~wb_clk_i ;
dut_int f i n t f (wb_clk_i ) ;
as_spi top ( i n t f . wb_rst_i , wb_clk_i , i n t f . scan_in0 , i n t f .
scan_en ,
i n t f . test_mode , i n t f . scan_out0 , i n t f .wb . wb_adr_i ,
i n t f .wb . wb_dat_i ,
i n t f .wb . wb_dat_o , i n t f .wb . wb_sel_i , i n t f .wb .wb_we_i
,
i n t f .wb . wb_stb_i , i n t f .wb . wb_cyc_i , i n t f .wb .
wb_ack_o ,
i n t f .wb . wb_err_o , i n t f .wb . wb_int_o , i n t f . s p i . ss_o ,
i n t f . s p i . sclk_o , i n t f . s p i . mosi_o , i n t f . s p i . miso_i ) ;
as_spi_slave SPI_SLAVE (1 ’ b0 , i n t f . s p i . ss_o [ 0 ] , i n t f . s p i . sclk_o
,
i n t f . s p i . mosi_o , i n t f . s p i . miso_i ) ;
t e s t c a s e t1 ( i n t f ) ;
endmodule : t e s t
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I.9 Design Under Test
I.9.1 Clock Generator
‘ i n c l u d e " s r c / as_sp i_def ines . v "
‘ i n c l u d e " s r c / t ime s ca l e . v "
module as_spi_clkgen
(
input r s t ,
//System r e s e t
input in_clk ,
//System Clock
input in_clk_en ,
//Clock
Enable
input go ,
//
Sta r t t r a n s f e r
input las t_c lk ,
// Last Clock
input [ ‘SPI_DIVIDER_LEN−1:0] c lk_div ider , //Clock
d i v i d e r
output reg out_clk ,
//Output Clock
output reg out_clk_pos_edge ,
//Output Clock p o s i t i v e edge pu l s e
output reg out_clk_neg_edge
//Output Clock negat ive edge pu l s e
) ;
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reg [ ‘SPI_DIVIDER_LEN−1:0] cnt ;
//Clock Counter
wire
cnt_zero ;
wire
cnt_one ;
a s s i gn cnt_zero = cnt == {‘SPI_DIVIDER_LEN{1 ’ b0
}} ;
a s s i gn cnt_one = cnt == {{‘SPI_DIVIDER_LEN−1{1 ’b0
}} , 1 ’ b1 } ;
//Clock counter count ing ha l f per iod
always @( posedge in_clk or posedge r s t ) begin
i f ( r s t )
cnt <= #1 {‘SPI_DIVIDER_LEN{1 ’ b1 }} ;
e l s e begin
i f ( ! in_clk_en | | cnt_zero )
cnt <= #1 c lk_d iv ide r ;
e l s e
cnt <= #1 cnt − {{
‘SPI_DIVIDER_LEN−1{1 ’b0}} , 1 ’
b1 } ;
end
end
// Asse r t ing output c l o ck every other h a l f pe r iod
always @( posedge in_clk or posedge r s t ) begin
i f ( r s t )
out_clk <= #1 1 ’ b0 ;
e l s e begin
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i f ( in_clk_en && cnt_zero && ( out_clk | |
! l a s t_c lk ) )
out_clk <= #1 ~out_clk ;
e l s e
out_clk <= #1 out_clk ;
end
end
//The f o l l ow i ng always block i s f o r the posedge
and negedge pu l s e s o f the c l o ck
always @( posedge in_clk or posedge r s t ) begin
i f ( r s t ) begin
out_clk_pos_edge <= 1 ’ b0 ;
out_clk_neg_edge <= 1 ’ b0 ;
end e l s e begin
out_clk_pos_edge <= (( in_clk_en && ! out_clk
&& cnt_one ) | | ( ! ( | c l k_d iv ide r ) && out_clk
) | | ( ! ( | c l k_d iv ide r ) && go && ! in_clk_en )
) ;
out_clk_neg_edge <= (( in_clk_en &&
out_clk && cnt_one ) | | ( ! ( |
c l k_d iv ide r ) && ! out_clk && in_clk_en
) ) ;
end
end
endmodule
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I.9.2 Shift Register
‘ i n c l u d e " s r c / as_sp i_def ines . v "
‘ i n c l u d e " s r c / t ime s ca l e . v "
module as_sp i_sh i f t
(
input r s t ,
//System r e s e t
input c lk ,
//System Clock
input [ 3 : 0 ] latch ,
// Sto r e s the data in
the s h i f t r e g i s t e r
input [ 1 5 : 0 ] byte_sel ,
// Sto r e s the byte s e l e c t i o n
s i g n a l s
input [ ‘SPI_CHAR_LEN_BITS−1:0] len ,
// Sto r e s the l ength o f the data in b i t s
input l sb ,
//
l e a s t s i g n i f i c a n t b i t f i r s t
input go ,
//
I nd i c a t e s s t a r t o f t r a n s f e r
input pos_edge ,
// I nd i c a t e s the
r e c o gn i t i o n o f posedge o f s c l k
input neg_edge ,
// I nd i c a t e s
the r e c o gn i t i o n o f negedge o f the s c l k
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input rx_negedge ,
// S e r i a l Input
sampled on negedge
input tx_negedge ,
// S e r i a l Output
dr iven on negedge
output reg t ip ,
// I nd i c a t e s the
t r a n s f e r i s in p rog r e s s
output l a s t ,
// I nd i c a t e s the l a s t b i t
o f t r a n s f e r
input [ 1 2 7 : 0 ] p_in ,
// I nd i c a t e s the
input p a r a l l e l data
output [ ‘SPI_MAX_CHAR−1:0] p_out ,
// I nd i c a t e s the output p a r a l l e l data
input s_clk ,
// I nd i c a t e s
the s e r i a l input c l o ck
input s_in ,
// I nd i c a t e s
the s e r i a l input data
output reg s_out
// I nd i c a t e s
the s e r i a l output data
) ;
reg [ ‘SPI_CHAR_LEN_BITS : 0 ] cnt ;
//Data b i t Counter
reg [ ‘SPI_MAX_CHAR−1:0] data ;
// Sh i f t Reg i s t e r
wire [ ‘SPI_CHAR_LEN_BITS : 0 ] tx_bit_pos ; //Next
b i t p o s i t i o n on the Tx s i d e
I.9 Design Under Test 77
wire [ ‘SPI_CHAR_LEN_BITS : 0 ] rx_bit_pos ; //Next
b i t p o s i t i o n on the Rx s i d e
wire rx_clk ;
//Rx Clock
Enable
wire tx_clk ;
//Tx Clock
Enable
a s s i gn p_out = data ;
a s s i gn tx_bit_pos = l sb ? { ! ( | l en ) , l en } − cnt :
cnt − {{‘SPI_CHAR_LEN_BITS{1 ’ b0 }} ,1 ’ b1 } ;
a s s i gn rx_bit_pos = l sb ? { ! ( | l en ) , l en } − (
rx_negedge ? cnt + {{‘SPI_CHAR_LEN_BITS{1 ’ b0
}} ,1 ’ b1} : cnt ) :
(
rx_negedge
?
cnt
:
cnt
−
{{
‘SPI_CHAR_LEN_BITS
{1 ’
b0
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}} ,1 ’
b1
})
;
a s s i gn l a s t = ! ( | cnt ) ;
a s s i gn rx_clk = ( rx_negedge ? neg_edge : pos_edge
) && ( ! l a s t | | s_clk ) ;
a s s i gn tx_clk = ( tx_negedge ? neg_edge : pos_edge
) && ! l a s t ;
// Counter f o r Character b i t s
always @( posedge c l k or posedge r s t ) begin
i f ( r s t )
cnt <= #1 {‘SPI_CHAR_LEN_BITS+1{1 ’b0 }} ;
e l s e begin
i f ( t i p )
cnt <= #1 pos_edge ? ( cnt − {{
‘SPI_CHAR_LEN_BITS{1 ’ b0}} , 1 ’ b1}) :
cnt ;
e l s e
cnt <= #1 ! ( | l en ) ? {1 ’b1 , {
‘SPI_CHAR_LEN_BITS{1 ’ b0}}} : {1 ’b0 ,
l en } ;
end
end
//When the t r a n s f e r o f data i s in p rog r e s s
always @( posedge c l k or posedge r s t ) begin
i f ( r s t )
t i p <= #1 1 ’ b0 ;
e l s e i f ( go && ~ t i p )
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t i p <= #1 1 ’ b1 ;
e l s e i f ( t i p && l a s t && pos_edge )
t i p <= #1 1 ’ b0 ;
end
//Transmitt ing b i t s to the l i n e or bus
always @( posedge c l k or posedge r s t ) begin
i f ( r s t )
s_out <= #1 1 ’ b0 ;
e l s e
s_out <= #1 ( tx_clk | | ! t i p ) ? data [
tx_bit_pos [ ‘SPI_CHAR_LEN_BITS−1 : 0 ] ] :
s_out ;
end
//Rece iv ing b i t s from the l i n e or bus
always @( posedge c l k or posedge r s t ) begin
i f ( r s t )
data <= #1 {‘SPI_MAX_CHAR{1 ’ b0 }} ;
‘ i f d e f SPI_MAX_CHAR_512
e l s e i f ( l a t ch [ 0 ] && ! t i p ) begin
i f ( byte_se l [ 1 5 ] )
data [ 1 2 7 : 1 2 0 ] <= #1 p_in
[ 1 2 7 : 1 2 0 ] ;
i f ( byte_se l [ 1 4 ] )
data [ 1 1 9 : 1 1 2 ] <= #1 p_in
[ 1 1 9 : 1 1 2 ] ;
i f ( byte_se l [ 1 3 ] )
data [ 1 1 1 : 1 0 4 ] <= #1 p_in
[ 1 1 1 : 1 0 4 ] ;
i f ( byte_se l [ 1 2 ] )
data [ 1 0 3 : 9 6 ] <= #1 p_in
[ 1 0 3 : 9 6 ] ;
i f ( byte_se l [ 1 1 ] )
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data [ 9 5 : 8 8 ] <= #1 p_in
[ 9 5 : 8 8 ] ;
i f ( byte_se l [ 1 0 ] )
data [ 8 7 : 8 0 ] <= #1 p_in
[ 8 7 : 8 0 ] ;
i f ( byte_se l [ 9 ] )
data [ 7 9 : 7 2 ] <= #1 p_in
[ 7 9 : 7 2 ] ;
i f ( byte_se l [ 8 ] )
data [ 7 1 : 6 4 ] <= #1 p_in
[ 7 1 : 6 4 ] ;
i f ( byte_se l [ 7 ] )
data [ 6 3 : 5 6 ] <= #1 p_in
[ 6 3 : 5 6 ] ;
i f ( byte_se l [ 6 ] )
data [ 5 7 : 4 8 ] <= #1 p_in
[ 5 7 : 4 8 ] ;
i f ( byte_se l [ 5 ] )
data [ 4 7 : 4 0 ] <= #1 p_in
[ 4 7 : 4 0 ] ;
i f ( byte_se l [ 4 ] )
data [ 3 9 : 3 2 ] <= #1 p_in
[ 3 9 : 3 2 ] ;
i f ( byte_se l [ 3 ] )
data [ 3 1 : 2 4 ] <= #1 p_in
[ 3 1 : 2 4 ] ;
i f ( byte_se l [ 2 ] )
data [ 2 3 : 1 6 ] <= #1 p_in
[ 2 3 : 1 6 ] ;
i f ( byte_se l [ 1 ] )
data [ 1 5 : 8 ] <= #1 p_in
[ 1 5 : 8 ] ;
i f ( byte_se l [ 0 ] )
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data [ 7 : 0 ] <= #1 p_in
[ 7 : 0 ] ;
end e l s e i f ( l a t ch [ 1 ] && ! t i p ) begin
i f ( byte_se l [ 1 5 ] )
data [ 2 5 5 : 2 4 8 ] <= #1 p_in
[ 1 2 7 : 1 2 0 ] ;
i f ( byte_se l [ 1 4 ] )
data [ 2 4 7 : 2 4 0 ] <= #1 p_in
[ 1 1 9 : 1 1 2 ] ;
i f ( byte_se l [ 1 3 ] )
data [ 2 3 9 : 2 3 2 ] <= #1 p_in
[ 1 1 1 : 1 0 4 ] ;
i f ( byte_se l [ 1 2 ] )
data [ 2 3 1 : 2 2 4 ] <= #1 p_in
[ 1 0 3 : 9 6 ] ;
i f ( byte_se l [ 1 1 ] )
data [ 2 2 3 : 2 1 6 ] <= #1 p_in
[ 9 5 : 8 8 ] ;
i f ( byte_se l [ 1 0 ] )
data [ 2 1 5 : 2 0 8 ] <= #1 p_in
[ 8 7 : 8 0 ] ;
i f ( byte_se l [ 9 ] )
data [ 2 0 7 : 2 0 0 ] <= #1 p_in
[ 7 9 : 7 2 ] ;
i f ( byte_se l [ 8 ] )
data [ 1 9 9 : 1 9 2 ] <= #1 p_in
[ 7 1 : 6 4 ] ;
i f ( byte_se l [ 7 ] )
data [ 1 9 1 : 1 8 4 ] <= #1 p_in
[ 6 3 : 5 6 ] ;
i f ( byte_se l [ 6 ] )
data [ 1 8 3 : 1 7 6 ] <= #1 p_in
[ 5 7 : 4 8 ] ;
i f ( byte_se l [ 5 ] )
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data [ 1 7 5 : 1 6 8 ] <= #1 p_in
[ 4 7 : 4 0 ] ;
i f ( byte_se l [ 4 ] )
data [ 1 6 7 : 1 6 0 ] <= #1 p_in
[ 3 9 : 3 2 ] ;
i f ( byte_se l [ 3 ] )
data [ 1 5 9 : 1 5 2 ] <= #1 p_in
[ 3 1 : 2 4 ] ;
i f ( byte_se l [ 2 ] )
data [ 1 5 1 : 1 4 4 ] <= #1 p_in
[ 2 3 : 1 6 ] ;
i f ( byte_se l [ 1 ] )
data [ 1 4 3 : 1 3 6 ] <= #1 p_in
[ 1 5 : 8 ] ;
i f ( byte_se l [ 0 ] )
data [ 1 3 5 : 1 2 8 ] <= #1 p_in
[ 7 : 0 ] ;
end e l s e i f ( l a t ch [ 2 ] && ! t i p ) begin
i f ( byte_se l [ 1 5 ] )
data [ 3 8 3 : 3 7 6 ] <= #1 p_in
[ 1 2 7 : 1 2 0 ] ;
i f ( byte_se l [ 1 4 ] )
data [ 3 7 5 : 3 6 8 ] <= #1 p_in
[ 1 1 9 : 1 1 2 ] ;
i f ( byte_se l [ 1 3 ] )
data [ 3 6 7 : 3 6 0 ] <= #1 p_in
[ 1 1 1 : 1 0 4 ] ;
i f ( byte_se l [ 1 2 ] )
data [ 3 5 9 : 3 5 2 ] <= #1 p_in
[ 1 0 3 : 9 6 ] ;
i f ( byte_se l [ 1 1 ] )
data [ 3 5 1 : 3 4 4 ] <= #1 p_in
[ 9 5 : 8 8 ] ;
i f ( byte_se l [ 1 0 ] )
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data [ 3 4 3 : 3 3 6 ] <= #1 p_in
[ 8 7 : 8 0 ] ;
i f ( byte_se l [ 9 ] )
data [ 3 3 5 : 3 2 8 ] <= #1 p_in
[ 7 9 : 7 2 ] ;
i f ( byte_se l [ 8 ] )
data [ 3 2 7 : 3 2 0 ] <= #1 p_in
[ 7 1 : 6 4 ] ;
i f ( byte_se l [ 7 ] )
data [ 3 1 9 : 3 1 2 ] <= #1 p_in
[ 6 3 : 5 6 ] ;
i f ( byte_se l [ 6 ] )
data [ 3 1 1 : 3 0 4 ] <= #1 p_in
[ 5 7 : 4 8 ] ;
i f ( byte_se l [ 5 ] )
data [ 3 0 3 : 2 9 6 ] <= #1 p_in
[ 4 7 : 4 0 ] ;
i f ( byte_se l [ 4 ] )
data [ 2 9 5 : 2 8 8 ] <= #1 p_in
[ 3 9 : 3 2 ] ;
i f ( byte_se l [ 3 ] )
data [ 2 8 7 : 2 8 0 ] <= #1 p_in
[ 3 1 : 2 4 ] ;
i f ( byte_se l [ 2 ] )
data [ 2 7 9 : 2 7 2 ] <= #1 p_in
[ 2 3 : 1 6 ] ;
i f ( byte_se l [ 1 ] )
data [ 2 7 1 : 2 6 4 ] <= #1 p_in
[ 1 5 : 8 ] ;
i f ( byte_se l [ 0 ] )
data [ 2 6 3 : 2 5 6 ] <= #1 p_in
[ 7 : 0 ] ;
end e l s e i f ( l a t ch [ 3 ] && ! t i p ) begin
i f ( byte_se l [ 1 5 ] )
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data [ 5 1 1 : 5 0 4 ] <= #1 p_in
[ 1 2 7 : 1 2 0 ] ;
i f ( byte_se l [ 1 4 ] )
data [ 5 0 3 : 4 9 6 ] <= #1 p_in
[ 1 1 9 : 1 1 2 ] ;
i f ( byte_se l [ 1 3 ] )
data [ 4 9 5 : 4 8 8 ] <= #1 p_in
[ 1 1 1 : 1 0 4 ] ;
i f ( byte_se l [ 1 2 ] )
data [ 4 8 7 : 4 8 0 ] <= #1 p_in
[ 1 0 3 : 9 6 ] ;
i f ( byte_se l [ 1 1 ] )
data [ 4 7 9 : 4 7 2 ] <= #1 p_in
[ 9 5 : 8 8 ] ;
i f ( byte_se l [ 1 0 ] )
data [ 4 7 1 : 4 6 4 ] <= #1 p_in
[ 8 7 : 8 0 ] ;
i f ( byte_se l [ 9 ] )
data [ 4 6 3 : 4 5 6 ] <= #1 p_in
[ 7 9 : 7 2 ] ;
i f ( byte_se l [ 8 ] )
data [ 4 5 5 : 4 4 8 ] <= #1 p_in
[ 7 1 : 6 4 ] ;
i f ( byte_se l [ 7 ] )
data [ 4 4 7 : 4 4 0 ] <= #1 p_in
[ 6 3 : 5 6 ] ;
i f ( byte_se l [ 6 ] )
data [ 4 3 9 : 4 3 2 ] <= #1 p_in
[ 5 7 : 4 8 ] ;
i f ( byte_se l [ 5 ] )
data [ 4 3 1 : 4 2 4 ] <= #1 p_in
[ 4 7 : 4 0 ] ;
i f ( byte_se l [ 4 ] )
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data [ 4 2 3 : 4 1 6 ] <= #1 p_in
[ 3 9 : 3 2 ] ;
i f ( byte_se l [ 3 ] )
data [ 4 1 5 : 4 0 8 ] <= #1 p_in
[ 3 1 : 2 4 ] ;
i f ( byte_se l [ 2 ] )
data [ 4 0 7 : 4 0 0 ] <= #1 p_in
[ 2 3 : 1 6 ] ;
i f ( byte_se l [ 1 ] )
data [ 3 9 9 : 3 9 2 ] <= #1 p_in
[ 1 5 : 8 ] ;
i f ( byte_se l [ 0 ] )
data [ 3 9 1 : 3 8 4 ] <= #1 p_in
[ 7 : 0 ] ;
end
‘ e l s e
‘ i f d e f SPI_MAX_CHAR_256
e l s e i f ( l a t ch [ 0 ] && ! t i p ) begin
i f ( byte_se l [ 1 5 ] )
data [ 1 2 7 : 1 2 0 ] <= #1 p_in [ 1 2 7 : 1 2 0 ] ;
i f ( byte_se l [ 1 4 ] )
data [ 1 1 9 : 1 1 2 ] <= #1 p_in [ 1 1 9 : 1 1 2 ] ;
i f ( byte_se l [ 1 3 ] )
data [ 1 1 1 : 1 0 4 ] <= #1 p_in [ 1 1 1 : 1 0 4 ] ;
i f ( byte_se l [ 1 2 ] )
data [ 1 0 3 : 9 6 ] <= #1 p_in [ 1 0 3 : 9 6 ] ;
i f ( byte_se l [ 1 1 ] )
data [ 9 5 : 8 8 ] <= #1 p_in [ 9 5 : 8 8 ] ;
i f ( byte_se l [ 1 0 ] )
data [ 8 7 : 8 0 ] <= #1 p_in [ 8 7 : 8 0 ] ;
i f ( byte_se l [ 9 ] )
data [ 7 9 : 7 2 ] <= #1 p_in [ 7 9 : 7 2 ] ;
i f ( byte_se l [ 8 ] )
data [ 7 1 : 6 4 ] <= #1 p_in [ 7 1 : 6 4 ] ;
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i f ( byte_se l [ 7 ] )
data [ 6 3 : 5 6 ] <= #1 p_in [ 6 3 : 5 6 ] ;
i f ( byte_se l [ 6 ] )
data [ 5 7 : 4 8 ] <= #1 p_in [ 5 7 : 4 8 ] ;
i f ( byte_se l [ 5 ] )
data [ 4 7 : 4 0 ] <= #1 p_in [ 4 7 : 4 0 ] ;
i f ( byte_se l [ 4 ] )
data [ 3 9 : 3 2 ] <= #1 p_in [ 3 9 : 3 2 ] ;
i f ( byte_se l [ 3 ] )
data [ 3 1 : 2 4 ] <= #1 p_in [ 3 1 : 2 4 ] ;
i f ( byte_se l [ 2 ] )
data [ 2 3 : 1 6 ] <= #1 p_in [ 2 3 : 1 6 ] ;
i f ( byte_se l [ 1 ] )
data [ 1 5 : 8 ] <= #1 p_in [ 1 5 : 8 ] ;
i f ( byte_se l [ 0 ] )
data [ 7 : 0 ] <= #1 p_in [ 7 : 0 ] ;
end e l s e i f ( l a t ch [ 1 ] && ! t i p ) begin
i f ( byte_se l [ 1 5 ] )
data [ 2 5 5 : 2 4 8 ] <= #1 p_in [ 1 2 7 : 1 2 0 ] ;
i f ( byte_se l [ 1 4 ] )
data [ 2 4 7 : 2 4 0 ] <= #1 p_in [ 1 1 9 : 1 1 2 ] ;
i f ( byte_se l [ 1 3 ] )
data [ 2 3 9 : 2 3 2 ] <= #1 p_in [ 1 1 1 : 1 0 4 ] ;
i f ( byte_se l [ 1 2 ] )
data [ 2 3 1 : 2 2 4 ] <= #1 p_in [ 1 0 3 : 9 6 ] ;
i f ( byte_se l [ 1 1 ] )
data [ 2 2 3 : 2 1 6 ] <= #1 p_in [ 9 5 : 8 8 ] ;
i f ( byte_se l [ 1 0 ] )
data [ 2 1 5 : 2 0 8 ] <= #1 p_in [ 8 7 : 8 0 ] ;
i f ( byte_se l [ 9 ] )
data [ 2 0 7 : 2 0 0 ] <= #1 p_in [ 7 9 : 7 2 ] ;
i f ( byte_se l [ 8 ] )
data [ 1 9 9 : 1 9 2 ] <= #1 p_in [ 7 1 : 6 4 ] ;
i f ( byte_se l [ 7 ] )
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data [ 1 9 1 : 1 8 4 ] <= #1 p_in [ 6 3 : 5 6 ] ;
i f ( byte_se l [ 6 ] )
data [ 1 8 3 : 1 7 6 ] <= #1 p_in [ 5 7 : 4 8 ] ;
i f ( byte_se l [ 5 ] )
data [ 1 7 5 : 1 6 8 ] <= #1 p_in [ 4 7 : 4 0 ] ;
i f ( byte_se l [ 4 ] )
data [ 1 6 7 : 1 6 0 ] <= #1 p_in [ 3 9 : 3 2 ] ;
i f ( byte_se l [ 3 ] )
data [ 1 5 9 : 1 5 2 ] <= #1 p_in [ 3 1 : 2 4 ] ;
i f ( byte_se l [ 2 ] )
data [ 1 5 1 : 1 4 4 ] <= #1 p_in [ 2 3 : 1 6 ] ;
i f ( byte_se l [ 1 ] )
data [ 1 4 3 : 1 3 6 ] <= #1 p_in [ 1 5 : 8 ] ;
i f ( byte_se l [ 0 ] )
data [ 1 3 5 : 1 2 8 ] <= #1 p_in [ 7 : 0 ] ;
end
‘ e l s e
e l s e i f ( l a t ch [ 0 ] && ! t i p ) begin
‘ i f d e f SPI_MAX_CHAR_8
i f ( byte_se l [ 0 ] )
data [ 7 : 0 ] <= #1 p_in
[ 7 : 0 ] ;
‘ e n d i f
‘ i f d e f SPI_MAX_CHAR_16
i f ( byte_se l [ 0 ] )
data [ 7 : 0 ] <= #1 p_in
[ 7 : 0 ] ;
i f ( byte_se l [ 1 ] )
data [ 1 5 : 8 ] <= #1 p_in
[ 1 5 : 8 ] ;
‘ e n d i f
‘ i f d e f SPI_MAX_CHAR_24
i f ( byte_se l [ 0 ] )
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data [ 7 : 0 ] <= #1 p_in
[ 7 : 0 ] ;
i f ( byte_se l [ 1 ] )
data [ 1 5 : 8 ] <= #1 p_in
[ 1 5 : 8 ] ;
i f ( byte_se l [ 2 ] )
data [ 2 3 : 1 6 ] <= #1 p_in
[ 2 3 : 1 6 ] ;
‘ e n d i f
‘ i f d e f SPI_MAX_CHAR_32
i f ( byte_se l [ 0 ] )
data [ 7 : 0 ] <= #1 p_in
[ 7 : 0 ] ;
i f ( byte_se l [ 1 ] )
data [ 1 5 : 8 ] <= #1 p_in
[ 1 5 : 8 ] ;
i f ( byte_se l [ 2 ] )
data [ 2 3 : 1 6 ] <= #1 p_in
[ 2 3 : 1 6 ] ;
i f ( byte_se l [ 3 ] )
data [ 3 1 : 2 4 ] <= #1 p_in
[ 3 1 : 2 4 ] ;
‘ e n d i f
‘ i f d e f SPI_MAX_CHAR_64
i f ( byte_se l [ 0 ] )
data [ 7 : 0 ] <= #1 p_in
[ 7 : 0 ] ;
i f ( byte_se l [ 1 ] )
data [ 1 5 : 8 ] <= #1 p_in
[ 1 5 : 8 ] ;
i f ( byte_se l [ 2 ] )
data [ 2 3 : 1 6 ] <= #1 p_in
[ 2 3 : 1 6 ] ;
i f ( byte_se l [ 3 ] )
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data [ 3 1 : 2 4 ] <= #1 p_in
[ 3 1 : 2 4 ] ;
i f ( byte_se l [ 4 ] )
data [ 3 9 : 3 2 ] <= #1 p_in
[ 3 9 : 3 2 ] ;
i f ( byte_se l [ 5 ] )
data [ 4 7 : 4 0 ] <= #1 p_in
[ 4 7 : 4 0 ] ;
i f ( byte_se l [ 6 ] )
data [ 5 5 : 4 8 ] <= #1 p_in
[ 5 5 : 4 8 ] ;
i f ( byte_se l [ 7 ] )
data [ 6 3 : 5 6 ] <= #1 p_in
[ 6 3 : 5 6 ] ;
‘ e n d i f
‘ i f d e f SPI_MAX_CHAR_128
i f ( byte_se l [ 0 ] )
data [ 7 : 0 ] <= #1 p_in
[ 7 : 0 ] ;
i f ( byte_se l [ 1 ] )
data [ 1 5 : 8 ] <= #1 p_in
[ 1 5 : 8 ] ;
i f ( byte_se l [ 2 ] )
data [ 2 3 : 1 6 ] <= #1 p_in
[ 2 3 : 1 6 ] ;
i f ( byte_se l [ 3 ] )
data [ 3 1 : 2 4 ] <= #1 p_in
[ 3 1 : 2 4 ] ;
i f ( byte_se l [ 4 ] )
data [ 3 9 : 3 2 ] <= #1 p_in
[ 3 9 : 3 2 ] ;
i f ( byte_se l [ 5 ] )
data [ 4 7 : 4 0 ] <= #1 p_in
[ 4 7 : 4 0 ] ;
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i f ( byte_se l [ 6 ] )
data [ 5 5 : 4 8 ] <= #1 p_in
[ 5 5 : 4 8 ] ;
i f ( byte_se l [ 7 ] )
data [ 6 3 : 5 6 ] <= #1 p_in
[ 6 3 : 5 6 ] ;
i f ( byte_se l [ 8 ] )
data [ 7 1 : 6 4 ] <= #1 p_in
[ 7 1 : 6 4 ] ;
i f ( byte_se l [ 9 ] )
data [ 7 9 : 7 2 ] <= #1 p_in
[ 7 9 : 7 2 ] ;
i f ( byte_se l [ 1 0 ] )
data [ 8 7 : 8 0 ] <= #1 p_in
[ 8 7 : 8 0 ] ;
i f ( byte_se l [ 1 1 ] )
data [ 9 5 : 8 8 ] <= #1 p_in
[ 9 5 : 8 8 ] ;
i f ( byte_se l [ 1 2 ] )
data [ 1 0 3 : 9 6 ] <= #1 p_in
[ 1 0 3 : 9 6 ] ;
i f ( byte_se l [ 1 3 ] )
data [ 1 1 1 : 1 0 4 ] <= #1 p_in
[ 1 1 1 : 1 0 4 ] ;
i f ( byte_se l [ 1 4 ] )
data [ 1 1 9 : 1 1 2 ] <= #1 p_in
[ 1 1 9 : 1 1 2 ] ;
i f ( byte_se l [ 1 5 ] )
data [ 1 2 7 : 1 2 0 ] <= #1 p_in
[ 1 2 7 : 1 2 0 ] ;
‘ e n d i f
end
‘ e n d i f
‘ e n d i f
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e l s e
data [ rx_bit_pos [ ‘SPI_CHAR_LEN_BITS−1 : 0 ] ] <=
#1 rx_clk ? s_in : data [ rx_bit_pos [
‘SPI_CHAR_LEN_BITS− 1 : 0 ] ] ;
end
endmodule
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I.9.3 SPI Master
‘ i n c l u d e " s r c / as_sp i_def ines . v "
‘ i n c l u d e " s r c / t ime s ca l e . v "
// ‘ i n c l u d e " s r c / as_spi_clkgen . v "
// ‘ i n c l u d e " s r c / as_sp i_sh i f t . v "
module as_spi
(
input wb_rst_i ,
// Synchronous a c t i v e high
input wb_clk_i ,
//Master c l o ck input
// Test Scan mode Inputs and Outputs
input scan_in0 ,
// t e s t scan mode data input
input scan_en ,
// t e s t scan mode enable
input test_mode ,
// t e s t mode s e l e c t
output scan_out0 ,
// t e s t scan mode data output
//Wishbone Slave port s i g n a l s
input [ 6 : 0 ] wb_adr_i ,
//Lower address b i t s
input [128−1:0 ] wb_dat_i ,
// Input Databus width
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output reg [128−1:0 ] wb_dat_o ,
//Output Databus Width
input [ 1 5 : 0 ] wb_sel_i ,
//Byte s e l e c t inputs
input wb_we_i ,
//Write Enable Input
input wb_stb_i ,
// Strobe input
input wb_cyc_i ,
//Cycle Input
output reg wb_ack_o ,
//Bus cy c l e acknowledge
output
output wb_err_o
, //Termination
Error Output
output reg wb_int_o ,
// In t e r rup t enable r eque s t
output
//SPI i n t e r f a c e s i g n a l s
output [ ‘SPI_SS_NB−1:0] ss_o ,
// Slave S e l e c t
output
sclk_o , //
S e r i a l SPI Clock
output
mosi_o , //
Master Out Slave In
input
miso_i //Master In Slave
Output
) ;
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// Reg i s t e r a c c e s s e s and d e f i n i t i o n s
reg [ ‘SPI_DIVIDER_LEN−1:0] d i v i d e r ;
// Div ider Reg i s t e r
reg [ ‘SPI_CTRL_BIT_NB−1:0] c t r l ;
//Control and s t a tu s r e g i s t e r
reg [ ‘SPI_SS_NB−1:0] s s ;
// Slave S e l e c t
Reg i s t e r
reg [128−1:0 ] wb_dat ;
//Wishbone
data out temporary
wire [ ‘SPI_MAX_CHAR−1:0] rx ;
// Rece iver Reg i s t e r
wire rx_negedge ;
//MISO
sampled on negedge
wire tx_negedge ;
//MOSI
dr iven on negedge
wire [ ‘SPI_CHAR_LEN_BITS−1:0] char_len ; //Length
o f the Character
wire go ;
//Go s ta tu s f l a g
wire l s b ;
//LSB on f i r s t l i n e
wire i e ;
// In t e r rup t Enable
wire as s ;
//Automatic S lave S e l e c t
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wire sp i_d iv ide r_se l ;
//SPI d i v i d e r r e g i s t e r
S e l e c t
wire [ 3 : 0 ] sp i_tx_sel ;
//SPI Transmit
Reg i s t e r S e l e c t
wire sp i_c t r l_ s e l ;
//SPI Control
Reg i s t e r S e l e c t
wire sp i_ss_se l ;
//
Slave S e l e c t Reg i s t e r S e l e c t
wire t i p ;
//SPI Trans fe r in p rog r e s s
wire pos_edge ;
// S e r i a l Clock
p o s i t i v e edge
wire neg_edge ;
//
S e r i a l Clock Negative Edge
wire l a s t_b i t ;
// Last
cha rac t e r b i t
//Decode the address s i g n a l s
a s s i gn sp i_d iv ide r_se l = wb_cyc_i & wb_stb_i & (wb_adr_i [
‘SPI_OFS_BITS ] == ‘SPI_DEVIDE) ;
a s s i gn sp i_c t r l_ s e l = wb_cyc_i & wb_stb_i & (wb_adr_i [
‘SPI_OFS_BITS ] == ‘SPI_CTRL) ;
a s s i gn spi_tx_se l [ 0 ] = wb_cyc_i & wb_stb_i & (wb_adr_i [
‘SPI_OFS_BITS ] == ‘SPI_TX_0) ;
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a s s i gn spi_tx_se l [ 1 ] = wb_cyc_i & wb_stb_i & (wb_adr_i [
‘SPI_OFS_BITS ] == ‘SPI_TX_1) ;
a s s i gn spi_tx_se l [ 2 ] = wb_cyc_i & wb_stb_i & (wb_adr_i [
‘SPI_OFS_BITS ] == ‘SPI_TX_2) ;
a s s i gn spi_tx_se l [ 3 ] = wb_cyc_i & wb_stb_i & (wb_adr_i [
‘SPI_OFS_BITS ] == ‘SPI_TX_3) ;
a s s i gn sp i_ss_se l = wb_cyc_i & wb_stb_i & (wb_adr_i [
‘SPI_OFS_BITS ] == ‘SPI_SS ) ;
//Read Data from the Reg i s t e r s
always @(wb_adr_i or rx or c t r l or d i v i d e r or s s ) begin
case (wb_adr_i [ ‘SPI_OFS_BITS ] )
‘ i f d e f SPI_MAX_CHAR_512
‘SPI_RX_0 : wb_dat = rx [ 1 2 7 : 0 ] ;
‘SPI_RX_1 : wb_dat = rx [ 2 5 5 : 1 2 8 ] ;
‘SPI_RX_2 : wb_dat = rx [ 3 8 3 : 2 5 6 ] ;
‘SPI_RX_3 : wb_dat = {{512−‘SPI_MAX_CHAR{1 ’ b0}} , rx [
‘SPI_MAX_CHAR−1 :384 ]} ;
‘ e l s e
‘ i f d e f SPI_MAX_CHAR_256
‘SPI_RX_0 : wb_dat = rx [ 1 2 7 : 0 ] ;
‘SPI_RX_1 : wb_dat = {{256−‘SPI_MAX_CHAR{1 ’ b0}} , rx [
‘SPI_MAX_CHAR−1 :128 ]} ;
‘SPI_RX_2 : wb_dat = 128 ’ b0 ;
‘SPI_RX_3 : wb_dat = 128 ’ b0 ;
‘ e l s e
‘SPI_RX_0 : wb_dat = {{128−‘SPI_MAX_CHAR{1 ’ b0}} , rx [
‘SPI_MAX_CHAR−1 :0 ] } ;
‘SPI_RX_1 : wb_dat = 128 ’ b0 ;
‘SPI_RX_2 : wb_dat = 128 ’ b0 ;
‘SPI_RX_3 : wb_dat = 128 ’ b0 ;
‘ e n d i f
‘ e n d i f
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‘SPI_CTRL : wb_dat = {{128−‘SPI_CTRL_BIT_NB{1 ’
b0}} , c t r l } ;
‘SPI_DEVIDE : wb_dat = {{128−‘SPI_DIVIDER_LEN{1 ’
b0}} , d i v i d e r } ;
‘SPI_SS : wb_dat = {{128−‘SPI_SS_NB{1 ’ b0}} , s s
} ;
d e f au l t : wb_dat = 128 ’ bx ;
endcase
end
//Wishbone data output
always @( posedge wb_clk_i or posedge wb_rst_i ) begin
i f ( wb_rst_i )
wb_dat_o <= #1 128 ’ b0 ;
e l s e
wb_dat_o <= #1 wb_dat ;
end
//Wishbone acknowledge
always @( posedge wb_clk_i or posedge wb_rst_i ) begin
i f ( wb_rst_i )
wb_ack_o <= #1 1 ’ b0 ;
e l s e
wb_ack_o <= #1 wb_cyc_i & wb_stb_i & ~wb_ack_o ;
end
//Wishbone terminat ion Error
a s s i gn wb_err_o = 1 ’ b0 ;
//Wishbone In t e r rup t Request
always @( posedge wb_clk_i or posedge wb_rst_i ) begin
i f ( wb_rst_i )
wb_int_o <= #1 1 ’ b0 ;
e l s e i f ( i e && t ip && la s t_b i t && pos_edge )
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wb_int_o <= #1 1 ’ b1 ;
e l s e i f (wb_ack_o)
wb_int_o <= #1 1 ’ b0 ;
end
//Div ider Reg i s t e r
always @( posedge wb_clk_i or posedge wb_rst_i ) begin
i f ( wb_rst_i )
d i v i d e r <= #1 {‘SPI_DIVIDER_LEN{1 ’ b0 }} ;
e l s e i f ( sp i_d iv ide r_se l && wb_we_i && ! t i p ) begin
‘ i f d e f SPI_DIVIDER_LEN_8
i f ( wb_sel_i [ 0 ] )
d i v i d e r <= #1 wb_dat_i [ ‘SPI_DIVIDER_LEN−1 : 0 ] ;
‘ e n d i f
‘ i f d e f SPI_DIVIDER_LEN_16
i f ( wb_sel_i [ 0 ] )
d i v i d e r [ 7 : 0 ] <= #1 wb_dat_i [ 7 : 0 ] ;
i f ( wb_sel_i [ 1 ] )
d i v i d e r [ ‘SPI_DIVIDER_LEN−1:8] <= #1 wb_dat_i [
‘SPI_DIVIDER_LEN−1 : 8 ] ;
‘ e n d i f
‘ i f d e f SPI_DIVIDER_LEN_24
i f ( wb_sel_i [ 0 ] )
d i v i d e r [ 7 : 0 ] <= #1 wb_dat_i [ 7 : 0 ] ;
i f ( wb_sel_i [ 1 ] )
d i v i d e r [ 1 5 : 8 ] <= #1 wb_dat_i [ 1 5 : 8 ] ;
i f ( wb_sel_i [ 2 ] )
d i v i d e r [ ‘SPI_DIVIDER_LEN−1:16] <= #1 wb_dat_i [
‘SPI_DIVIDER_LEN−1 : 16 ] ;
‘ e n d i f
‘ i f d e f SPI_DIVIDER_LEN_32
i f ( wb_sel_i [ 0 ] )
d i v i d e r [ 7 : 0 ] <= #1 wb_dat_i [ 7 : 0 ] ;
i f ( wb_sel_i [ 1 ] )
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d i v i d e r [ 1 5 : 8 ] <= #1 wb_dat_i [ 1 5 : 8 ] ;
i f ( wb_sel_i [ 2 ] )
d i v i d e r [ 2 3 : 1 6 ] <= #1 wb_dat_i [ 2 3 : 1 6 ] ;
i f ( wb_sel_i [ 3 ] )
d i v i d e r [ ‘SPI_DIVIDER_LEN−1:24] <= #1 wb_dat_i [
‘SPI_DIVIDER_LEN−1 : 24 ] ;
‘ e n d i f
end
end
//Control and Status Reg i s t e r
always @( posedge wb_clk_i or posedge wb_rst_i ) begin
i f ( wb_rst_i )
c t r l <= #1 {‘SPI_CTRL_BIT_NB{1 ’ b0 }} ;
e l s e i f ( s p i_c t r l_ s e l && wb_we_i && ! t i p ) begin
i f ( wb_sel_i [ 0 ] )
c t r l [ 7 : 0 ] <= #1 wb_dat_i [ 7 : 0 ] | {7 ’b0 , c t r l [ 0 ] } ;
i f ( wb_sel_i [ 1 ] )
c t r l [ ‘SPI_CTRL_BIT_NB−1:8] <= #1 wb_dat_i [ ‘SPI_CTRL_BIT_NB
−1 : 8 ] ;
end
e l s e i f ( t i p && la s t_b i t && pos_edge )
c t r l [ ‘SPI_CTRL_GO] <= #1 1 ’ b0 ;
end
a s s i gn rx_negedge = c t r l [‘SPI_CTRL_RX_NEGEDGE] ;
a s s i gn tx_negedge = c t r l [‘SPI_CTRL_TX_NEGEDGE] ;
a s s i gn go = c t r l [ ‘SPI_CTRL_GO ] ;
a s s i gn char_len = c t r l [ ‘SPI_CTRL_CHAR_LEN ] ;
a s s i gn l s b = c t r l [ ‘SPI_CTRL_LSB ] ;
a s s i gn i e = c t r l [ ‘SPI_CTRL_IE ] ;
a s s i gn as s = c t r l [ ‘SPI_CTRL_ASS ] ;
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// Slave S e l e c t Reg i s t e r
always @( posedge wb_clk_i or posedge wb_rst_i ) begin
i f ( wb_rst_i )
s s <= #1 {‘SPI_SS_NB{1 ’ b0 }} ;
e l s e i f ( sp i_ss_se l && wb_we_i && ! t i p ) begin
‘ i f d e f SPI_SS_NB_8
i f ( wb_sel_i [ 0 ] )
s s <= #1 wb_dat_i [ ‘SPI_SS_NB−1 : 0 ] ;
‘ e n d i f
‘ i f d e f SPI_SS_NB_16
i f ( wb_sel_i [ 0 ] )
s s [ 7 : 0 ] <= #1 wb_dat_i [ 7 : 0 ] ;
i f ( wb_sel_i [ 1 ] )
s s [ ‘SPI_SS_NB−1:8] <= #1 wb_dat_i [ ‘SPI_SS_NB−1 : 8 ] ;
‘ e n d i f
‘ i f d e f SPI_SS_24
i f ( wb_sel_i [ 0 ] )
s s [ 7 : 0 ] <= #1 wb_dat_i [ 7 : 0 ] ;
i f ( wb_sel_i [ 1 ] )
s s [ 1 5 : 8 ] <= #1 wb_dat_i [ 1 5 : 8 ] ;
i f ( wb_sel_i [ 2 ] )
s s [ ‘SPI_SS_NB−1:16] <= #1 wb_dat_i [ ‘SPI_SS_NB−1 : 16 ] ;
‘ e n d i f
‘ i f d e f SPI_SS_NB_32
i f ( wb_sel_i [ 0 ] )
s s [ 7 : 0 ] <= #1 wb_dat_i [ 7 : 0 ] ;
i f ( wb_sel_i [ 1 ] )
s s [ 1 5 : 8 ] <= #1 wb_dat_i [ 1 5 : 8 ] ;
i f ( wb_sel_i [ 2 ] )
s s [ 2 3 : 1 6 ] <= #1 wb_dat_i [ 2 3 : 1 6 ] ;
i f ( wb_sel_i [ 3 ] )
s s [ ‘SPI_SS_NB−1:24] <= #1 wb_dat_i [ ‘SPI_SS_NB−1 : 24 ] ;
‘ e n d i f
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end
end
a s s i gn ss_o = ~(( s s & {‘SPI_SS_NB{ t i p & ass }}) | ( s s & {
‘SPI_SS_NB{ ! as s }}) ) ;
as_spi_clkgen Clock_Gen (
. r s t ( wb_rst_i ) ,
. in_clk (wb_clk_i ) ,
. in_clk_en ( t i p ) ,
. go ( go ) ,
. l a s t_c lk ( l a s t_b i t ) ,
. c l k_d iv ide r ( d i v i d e r ) ,
. out_clk ( sclk_o ) ,
. out_clk_pos_edge ( pos_edge ) ,
. out_clk_neg_edge ( neg_edge )
) ;
a s_sp i_sh i f t SHIFT_REGISTER
(
. r s t ( wb_rst_i ) ,
. c l k (wb_clk_i ) ,
. l a t ch ( spi_tx_se l [ 3 : 0 ] & {4{wb_we_i}}) ,
. byte_se l ( wb_sel_i ) ,
. l en ( char_len [ ‘SPI_CHAR_LEN_BITS−1 :0 ] ) ,
. l s b ( l s b ) ,
. go ( go ) ,
. pos_edge ( pos_edge ) ,
. neg_edge ( neg_edge ) ,
. rx_negedge ( rx_negedge ) ,
. tx_negedge ( tx_negedge ) ,
. t i p ( t i p ) ,
. l a s t ( l a s t_b i t ) ,
. p_in (wb_dat_i ) ,
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. p_out ( rx ) ,
. s_clk ( sclk_o ) ,
. s_in (miso_i ) ,
. s_out (mosi_o )
) ;
endmodule // as_spi
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I.9.4 SPI Slave
‘ i n c l u d e " s r c / t ime s ca l e . v "
module as_spi_slave
(
input r s t ,
//Reset
input ss ,
// Slave S e l e c t
input sc lk ,
// S e r i a l Clock
input mosi ,
//Master Out Slave In
output reg miso //Master
In Slave Out
) ;
reg rx_negedge ; //Data
Received on negedge
reg tx_negedge ;
//Data transmit ted on negedge
reg [ 1 2 7 : 0 ] data ;
//Data r e g i s t e r
always @( posedge ( s c l k && ! rx_negedge ) or negedge ( s c l k &&
rx_negedge ) or r s t ) begin
i f ( r s t )
data <= #1 128 ’ b0 ;
e l s e i f ( ! s s )
data <= #1 {data [ 1 2 6 : 0 ] , mosi } ;
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end
always @( posedge ( s c l k && ! tx_negedge ) or negedge ( s c l k &&
tx_negedge ) ) begin
miso <= #1 data [ 1 2 7 ] ;
end
endmodule
